OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [testbench/] - Rev 451

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
451 each test should define its own LDFLAGS markom 8250d 07h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
449 MMU test configuration. simons 8251d 10h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
448 Permission test added. simons 8251d 10h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
443 Text and data sections are put in ram. simons 8252d 01h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
441 Two instructions removed from reset wrapper to save space. simons 8252d 04h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
436 Copying from flash to ram only when there is 0xff on address 0. simons 8252d 05h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
432 added missing basic.S file markom 8252d 11h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
427 memory_table status output; some bugs fixed in configuration loading markom 8253d 05h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8253d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
423 changed break behaviour and interrupt pending; interrupt line chabnged to 15; sync bug in mode switch markom 8254d 04h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
422 Data section is put to flash when loading. simons 8254d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
421 aadded missing file markom 8254d 07h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
420 Jump bug fixed. simons 8254d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
419 Added config parameter vapi.log_device_id erez 8254d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
418 Renamed ethernet's RX_BD_NUM to TX_BD_NUM (following change in original files) erez 8254d 22h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
417 ITLB test tested on simulator. simons 8255d 19h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
415 DTLB test tested on simulator. simons 8256d 20h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
414 Stack section should not be loaded into mamory. simons 8257d 04h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
413 some section changes markom 8257d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
412 *** empty log message *** simons 8257d 07h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
411 acv uart testsuite now works (without modem test) markom 8257d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
410 MMU test added. simons 8258d 03h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8258d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8259d 08h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
396 added missing file markom 8266d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
395 removed obsolete dependency and history from cpu section markom 8266d 11h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
385 check testbench now modified to work with new report output markom 8267d 06h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
383 modified simmem.cfg structure! ADD markom 8267d 07h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
381 number display is more strict with 0x prefix with hex numbers markom 8267d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/
380 all tests pass check markom 8267d 09h /or1k/tags/rel-0-3-0-rc3/or1ksim/testbench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.