OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_1/] [or1200/] [rtl/] [verilog/] - Rev 791

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
791 Fixed some ports in instnatiations that were removed from the modules lampret 8169d 00h /or1k/tags/rel_1/or1200/rtl/verilog/
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8169d 00h /or1k/tags/rel_1/or1200/rtl/verilog/
788 Some of the warnings fixed. lampret 8169d 01h /or1k/tags/rel_1/or1200/rtl/verilog/
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8169d 21h /or1k/tags/rel_1/or1200/rtl/verilog/
777 Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2 lampret 8169d 21h /or1k/tags/rel_1/or1200/rtl/verilog/
776 Updated defines. lampret 8169d 21h /or1k/tags/rel_1/or1200/rtl/verilog/
775 Optimized cache controller FSM. lampret 8169d 21h /or1k/tags/rel_1/or1200/rtl/verilog/
774 Removed old files. lampret 8169d 21h /or1k/tags/rel_1/or1200/rtl/verilog/
737 Added alternative for critical path in DU. lampret 8184d 16h /or1k/tags/rel_1/or1200/rtl/verilog/
736 Changed generation of SPR address. Now it is ORed from base and offset instead of a sum. lampret 8187d 15h /or1k/tags/rel_1/or1200/rtl/verilog/
735 Fixed async loop. Changed multiplier type for ASIC. lampret 8187d 15h /or1k/tags/rel_1/or1200/rtl/verilog/
668 Lapsus fixed. simons 8212d 01h /or1k/tags/rel_1/or1200/rtl/verilog/
663 No longer using async rst as sync reset for the counter. lampret 8214d 15h /or1k/tags/rel_1/or1200/rtl/verilog/
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8215d 12h /or1k/tags/rel_1/or1200/rtl/verilog/
636 Fixed combinational loops. lampret 8224d 20h /or1k/tags/rel_1/or1200/rtl/verilog/
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8229d 15h /or1k/tags/rel_1/or1200/rtl/verilog/
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8234d 08h /or1k/tags/rel_1/or1200/rtl/verilog/
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8238d 02h /or1k/tags/rel_1/or1200/rtl/verilog/
596 SR[TEE] should be zero after reset. lampret 8238d 07h /or1k/tags/rel_1/or1200/rtl/verilog/
595 Fixed 'the NPC single-step fix'. lampret 8239d 02h /or1k/tags/rel_1/or1200/rtl/verilog/
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8239d 08h /or1k/tags/rel_1/or1200/rtl/verilog/
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8242d 10h /or1k/tags/rel_1/or1200/rtl/verilog/
571 Changed alignment exception EPCR. Not tested yet. lampret 8242d 19h /or1k/tags/rel_1/or1200/rtl/verilog/
570 Fixed order of syscall and range exceptions. lampret 8242d 21h /or1k/tags/rel_1/or1200/rtl/verilog/
569 Default ASIC configuration does not sample WB inputs. lampret 8243d 06h /or1k/tags/rel_1/or1200/rtl/verilog/
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8243d 10h /or1k/tags/rel_1/or1200/rtl/verilog/
536 Fixed typo. OR1200_REGISTERED_OUTPUTS was not defined. Should be. lampret 8249d 15h /or1k/tags/rel_1/or1200/rtl/verilog/
512 Uncommented OR1200_REGISTERED_OUTPUTS for FPGA target. lampret 8253d 19h /or1k/tags/rel_1/or1200/rtl/verilog/
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8254d 08h /or1k/tags/rel_1/or1200/rtl/verilog/
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8284d 11h /or1k/tags/rel_1/or1200/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.