OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_10/] - Rev 1002

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1002 Now every ramdisk image should have init program. simons 8025d 17h /or1k/tags/rel_10/
1001 fixed load/store state machine verilog generation errors markom 8025d 17h /or1k/tags/rel_10/
1000 IC/DC cache enable routines fixed. simons 8025d 17h /or1k/tags/rel_10/
999 Now every ramdisk image should have init program. simons 8025d 18h /or1k/tags/rel_10/
998 added missing fout initialization markom 8025d 20h /or1k/tags/rel_10/
997 PRINTF should be used instead of printf; command redirection repaired markom 8025d 21h /or1k/tags/rel_10/
996 some minor bugs fixed markom 8026d 20h /or1k/tags/rel_10/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 8027d 03h /or1k/tags/rel_10/
993 Fixed IMMU bug. lampret 8027d 03h /or1k/tags/rel_10/
992 A bug when cache enabled and bus error comes fixed. simons 8027d 12h /or1k/tags/rel_10/
991 Different memory controller. simons 8027d 12h /or1k/tags/rel_10/
990 Test is now complete. simons 8027d 13h /or1k/tags/rel_10/
989 c++ is making problems so, for now, it is excluded. simons 8028d 20h /or1k/tags/rel_10/
988 ORP architecture supported. simons 8029d 12h /or1k/tags/rel_10/
987 ORP architecture supported. simons 8029d 19h /or1k/tags/rel_10/
986 outputs out of function are not registered anymore markom 8029d 20h /or1k/tags/rel_10/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8030d 07h /or1k/tags/rel_10/
984 Disable SB until it is tested lampret 8030d 08h /or1k/tags/rel_10/
983 First checkin lampret 8030d 10h /or1k/tags/rel_10/
982 Moved to sim/bin lampret 8030d 10h /or1k/tags/rel_10/
981 First checkin. lampret 8030d 10h /or1k/tags/rel_10/
980 Removed sim.tcl that shouldn't be here. lampret 8030d 10h /or1k/tags/rel_10/
979 Removed old test case binaries. lampret 8030d 10h /or1k/tags/rel_10/
978 Added variable delay for SRAM. lampret 8030d 10h /or1k/tags/rel_10/
977 Added store buffer. lampret 8030d 10h /or1k/tags/rel_10/
976 Added store buffer lampret 8030d 10h /or1k/tags/rel_10/
975 First checkin lampret 8030d 10h /or1k/tags/rel_10/
974 Enabled what works on or1ksim and disabled other tests. lampret 8030d 12h /or1k/tags/rel_10/
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8032d 16h /or1k/tags/rel_10/
972 Interrupt suorces fixed. simons 8032d 16h /or1k/tags/rel_10/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.