OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_10/] - Rev 1009

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1009 Import ivang 8024d 21h /or1k/tags/rel_10/
1008 Import ivang 8024d 21h /or1k/tags/rel_10/
1007 Import ivang 8024d 22h /or1k/tags/rel_10/
1006 Import ivang 8024d 22h /or1k/tags/rel_10/
1005 Import ivang 8024d 22h /or1k/tags/rel_10/
1004 Now every ramdisk image should have init program. simons 8025d 06h /or1k/tags/rel_10/
1003 cuc temporary files are deleted upon exiting markom 8025d 06h /or1k/tags/rel_10/
1002 Now every ramdisk image should have init program. simons 8025d 06h /or1k/tags/rel_10/
1001 fixed load/store state machine verilog generation errors markom 8025d 07h /or1k/tags/rel_10/
1000 IC/DC cache enable routines fixed. simons 8025d 07h /or1k/tags/rel_10/
999 Now every ramdisk image should have init program. simons 8025d 08h /or1k/tags/rel_10/
998 added missing fout initialization markom 8025d 10h /or1k/tags/rel_10/
997 PRINTF should be used instead of printf; command redirection repaired markom 8025d 11h /or1k/tags/rel_10/
996 some minor bugs fixed markom 8026d 09h /or1k/tags/rel_10/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 8026d 17h /or1k/tags/rel_10/
993 Fixed IMMU bug. lampret 8026d 17h /or1k/tags/rel_10/
992 A bug when cache enabled and bus error comes fixed. simons 8027d 02h /or1k/tags/rel_10/
991 Different memory controller. simons 8027d 02h /or1k/tags/rel_10/
990 Test is now complete. simons 8027d 02h /or1k/tags/rel_10/
989 c++ is making problems so, for now, it is excluded. simons 8028d 10h /or1k/tags/rel_10/
988 ORP architecture supported. simons 8029d 02h /or1k/tags/rel_10/
987 ORP architecture supported. simons 8029d 09h /or1k/tags/rel_10/
986 outputs out of function are not registered anymore markom 8029d 10h /or1k/tags/rel_10/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8029d 21h /or1k/tags/rel_10/
984 Disable SB until it is tested lampret 8029d 21h /or1k/tags/rel_10/
983 First checkin lampret 8029d 23h /or1k/tags/rel_10/
982 Moved to sim/bin lampret 8029d 23h /or1k/tags/rel_10/
981 First checkin. lampret 8029d 23h /or1k/tags/rel_10/
980 Removed sim.tcl that shouldn't be here. lampret 8029d 23h /or1k/tags/rel_10/
979 Removed old test case binaries. lampret 8029d 23h /or1k/tags/rel_10/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.