OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_10/] - Rev 906

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
906 function dependency analysis added markom 8027d 21h /or1k/tags/rel_10/
905 type 2 bb joining; few small bugs fixed; cmov edge condition added markom 8028d 17h /or1k/tags/rel_10/
904 duplicated memory loads (same location) can be removed markom 8028d 22h /or1k/tags/rel_10/
903 a few gui improvements markom 8029d 16h /or1k/tags/rel_10/
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8029d 17h /or1k/tags/rel_10/
900 Typing error fixed. mohor 8032d 11h /or1k/tags/rel_10/
899 Typing error fixed. mohor 8032d 12h /or1k/tags/rel_10/
898 l.movhi added; (signed) comparison bug fixed markom 8034d 15h /or1k/tags/rel_10/
897 improved CUC GUI; pre/unroll bugs fixed markom 8034d 15h /or1k/tags/rel_10/
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8037d 10h /or1k/tags/rel_10/
894 Typing mistake fixed. simons 8039d 08h /or1k/tags/rel_10/
893 Ethernet tested on xess board. simons 8039d 08h /or1k/tags/rel_10/
891 eth_ledc not positioned correctly. Fixed. mohor 8039d 08h /or1k/tags/rel_10/
890 Ethernet RXD pins were not positioned correctly. mohor 8039d 08h /or1k/tags/rel_10/
889 Modified Ethernet model. ivang 8039d 14h /or1k/tags/rel_10/
888 LCD 320x240 configuration added. simons 8040d 06h /or1k/tags/rel_10/
887 Some additional instructions fixes. simons 8040d 16h /or1k/tags/rel_10/
886 MMU registers reserved fields protected from writing. simons 8041d 16h /or1k/tags/rel_10/
885 Some incorrect instructions fixed. simons 8041d 19h /or1k/tags/rel_10/
884 code cleaning - a lot of global variables moved to runtime struct markom 8041d 21h /or1k/tags/rel_10/
883 cuc updated, cuc prompt parsing; CSM analysis markom 8042d 16h /or1k/tags/rel_10/
882 Routine for adjusting read and write delay for devices added. simons 8044d 19h /or1k/tags/rel_10/
881 Normally uart rx and tx files should be in the current folder. mohor 8045d 12h /or1k/tags/rel_10/
880 Library should not be erased during clean. mohor 8045d 13h /or1k/tags/rel_10/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8047d 15h /or1k/tags/rel_10/
878 first release of atabug rherveille 8049d 09h /or1k/tags/rel_10/
877 ata beta release rherveille 8049d 09h /or1k/tags/rel_10/
876 Beta release of ATA simulation rherveille 8049d 09h /or1k/tags/rel_10/
875 libgcc is moved here to avoid the mess with the folders. simons 8049d 22h /or1k/tags/rel_10/
874 Command for displaying trace buffer added. simons 8057d 16h /or1k/tags/rel_10/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.