OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_11/] [or1200/] - Rev 1132

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7749d 20h /or1k/tags/rel_11/or1200/
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7749d 20h /or1k/tags/rel_11/or1200/
1130 RFRAM type always need to be defined. lampret 7749d 20h /or1k/tags/rel_11/or1200/
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7749d 20h /or1k/tags/rel_11/or1200/
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7824d 18h /or1k/tags/rel_11/or1200/
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7869d 13h /or1k/tags/rel_11/or1200/
1083 SB mem width fixed. simons 7901d 08h /or1k/tags/rel_11/or1200/
1079 RAMs wrong connected to the BIST scan chain. mohor 7910d 05h /or1k/tags/rel_11/or1200/
1078 Previous check-in was done by mistake. mohor 7910d 07h /or1k/tags/rel_11/or1200/
1077 Signal scanb_sen renamed to scanb_en. mohor 7910d 07h /or1k/tags/rel_11/or1200/
1069 Signal scanb_eni renamed to scanb_en mohor 7913d 23h /or1k/tags/rel_11/or1200/
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7921d 02h /or1k/tags/rel_11/or1200/
1055 Removed obsolete comment. lampret 7952d 18h /or1k/tags/rel_11/or1200/
1054 Fixed a combinational loop. lampret 7952d 19h /or1k/tags/rel_11/or1200/
1053 Disabled cache inhibit atttribute. lampret 7952d 19h /or1k/tags/rel_11/or1200/
1040 Updated the script. lampret 7960d 00h /or1k/tags/rel_11/or1200/
1039 Added linter directory. lampret 7960d 00h /or1k/tags/rel_11/or1200/
1038 Fixed a typo, reported by Taylor Su. lampret 7960d 02h /or1k/tags/rel_11/or1200/
1037 First import of the new synopsys DC scripts. lampret 7960d 03h /or1k/tags/rel_11/or1200/
1036 Removed old synthesis scripts. lampret 7960d 03h /or1k/tags/rel_11/or1200/
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7960d 16h /or1k/tags/rel_11/or1200/
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 7961d 02h /or1k/tags/rel_11/or1200/
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 7961d 16h /or1k/tags/rel_11/or1200/
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 7964d 21h /or1k/tags/rel_11/or1200/
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7964d 23h /or1k/tags/rel_11/or1200/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7971d 20h /or1k/tags/rel_11/or1200/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7977d 19h /or1k/tags/rel_11/or1200/
993 Fixed IMMU bug. lampret 7977d 19h /or1k/tags/rel_11/or1200/
984 Disable SB until it is tested lampret 7981d 00h /or1k/tags/rel_11/or1200/
977 Added store buffer. lampret 7981d 02h /or1k/tags/rel_11/or1200/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.