OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12/] - Rev 1095

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1095 eval_reg replaced with the new evalsim_reg32 lampret 7901d 15h /or1k/tags/rel_12/
1094 sys/time.h might not be available for or1k target lampret 7901d 16h /or1k/tags/rel_12/
1093 New UART rx/tx fiel settings (due to or1ksim upgrade) lampret 7901d 16h /or1k/tags/rel_12/
1092 Changed from or32-rtems toolchain to or32-uclinux. lampret 7901d 16h /or1k/tags/rel_12/
1091 Added mmu test. lampret 7901d 16h /or1k/tags/rel_12/
1090 Removed ic_invalidate lampret 7901d 16h /or1k/tags/rel_12/
1089 Added dhrystone 2.1 benchmark lampret 7901d 16h /or1k/tags/rel_12/
1088 Changed from or32-rtems toolchain to or32-uclinux. lampret 7901d 16h /or1k/tags/rel_12/
1087 Changed or32-rtems to or32-uclinux. lampret 7901d 16h /or1k/tags/rel_12/
1086 STACK_ARGS is getting obsolete and is only needed by simprintf, which needs it to be 0. lampret 7901d 17h /or1k/tags/rel_12/
1085 Bug fixed. simons 7906d 21h /or1k/tags/rel_12/
1083 SB mem width fixed. simons 7921d 04h /or1k/tags/rel_12/
1082 channels integration rprescott 7921d 16h /or1k/tags/rel_12/
1081 or32-uclinux tool chain have to be used to build the testbench. simons 7929d 08h /or1k/tags/rel_12/
1079 RAMs wrong connected to the BIST scan chain. mohor 7930d 02h /or1k/tags/rel_12/
1078 Previous check-in was done by mistake. mohor 7930d 03h /or1k/tags/rel_12/
1077 Signal scanb_sen renamed to scanb_en. mohor 7930d 03h /or1k/tags/rel_12/
1076 channels integration rprescott 7930d 21h /or1k/tags/rel_12/
1075 channels integration rprescott 7930d 21h /or1k/tags/rel_12/
1074 channels integration rprescott 7930d 21h /or1k/tags/rel_12/
1073 channels support rprescott 7933d 00h /or1k/tags/rel_12/
1072 Added me ;-) rprescott 7933d 00h /or1k/tags/rel_12/
1070 Channels (fd,file,xterm) first import rprescott 7933d 00h /or1k/tags/rel_12/
1069 Signal scanb_eni renamed to scanb_en mohor 7933d 20h /or1k/tags/rel_12/
1068 Minimum packet length cheching changed to present the real hw. simons 7934d 17h /or1k/tags/rel_12/
1067 Changed main structure. rherveille 7937d 09h /or1k/tags/rel_12/
1066 readme updated markom 7937d 09h /or1k/tags/rel_12/
1065 Removed trailing ' \' used to continue code on the next line.
This caused problems with some compilers.		 rherveille 7940d 05h /or1k/tags/rel_12/
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7940d 22h /or1k/tags/rel_12/
1062 few cuc bugs fixed markom 7947d 07h /or1k/tags/rel_12/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.