OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12/] - Rev 25

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 Bug fix in handling labels when loading code into simulator memory. lampret 8899d 03h /or1k/tags/rel_12/
24 Static branch prediction added. lampret 8899d 03h /or1k/tags/rel_12/
23 Common OR1K backend for OR32 and OR16. lampret 8899d 04h /or1k/tags/rel_12/
22 More modifications related to or16. lampret 8901d 09h /or1k/tags/rel_12/
21 More modifications related to or16. cmchen 8901d 09h /or1k/tags/rel_12/
20 or1k renamed to or32. lampret 8901d 23h /or1k/tags/rel_12/
19 Added or16, or1k renamed to or32. lampret 8901d 23h /or1k/tags/rel_12/
18 or16 added, or1k renamed to or32. lampret 8901d 23h /or1k/tags/rel_12/
17 Re-generated. jrydberg 8924d 20h /or1k/tags/rel_12/
16 Add support for systems without readline. To use GNU readline library,
use the `--enable-readline' option to the configure script.
jrydberg 8924d 20h /or1k/tags/rel_12/
15 Initial revision. jrydberg 8961d 10h /or1k/tags/rel_12/
14 First import. lampret 8961d 12h /or1k/tags/rel_12/
13 Rebuild of the generated files. jrydberg 8962d 15h /or1k/tags/rel_12/
12 Added information to the section about how to configure and compile
the package.
jrydberg 8962d 15h /or1k/tags/rel_12/
11 Rebuild from configure.in. jrydberg 8962d 15h /or1k/tags/rel_12/
10 Support for both architectures. Specify architecture with the
--target option.
jrydberg 8962d 15h /or1k/tags/rel_12/
9 Added support for OpenRISC 100 and DLX. jrydberg 8962d 15h /or1k/tags/rel_12/
8 Initial revision. jrydberg 8962d 15h /or1k/tags/rel_12/
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8962d 15h /or1k/tags/rel_12/
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8963d 10h /or1k/tags/rel_12/
5 Data and instruction cache simulation added. lampret 8963d 10h /or1k/tags/rel_12/
4 no message lampret 9013d 14h /or1k/tags/rel_12/
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.
cvs 9089d 03h /or1k/tags/rel_12/
1 Standard project directories initialized by cvs2svn. 9089d 03h /or1k/tags/rel_12/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.