OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12/] - Rev 284

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
284 updated configure scripts and joined GETSTARTED into INSTALL file markom 8287d 05h /or1k/tags/rel_12/
283 First import. simons 8287d 18h /or1k/tags/rel_12/
282 First import. simons 8287d 18h /or1k/tags/rel_12/
281 First import. simons 8287d 19h /or1k/tags/rel_12/
280 Some mp3 examples. simons 8287d 21h /or1k/tags/rel_12/
279 *** empty log message *** simons 8287d 21h /or1k/tags/rel_12/
278 *** empty log message *** simons 8287d 21h /or1k/tags/rel_12/
277 *** empty log message *** simons 8287d 22h /or1k/tags/rel_12/
276 Moved to different folder. simons 8287d 22h /or1k/tags/rel_12/
275 This are temporary files. simons 8287d 22h /or1k/tags/rel_12/
274 *** empty log message *** simons 8287d 22h /or1k/tags/rel_12/
273 This are temporary files. simons 8287d 22h /or1k/tags/rel_12/
272 Moved to separate folder. simons 8287d 23h /or1k/tags/rel_12/
271 Added missing endif lampret 8288d 01h /or1k/tags/rel_12/
270 some speedups, when debug module is disabled markom 8288d 09h /or1k/tags/rel_12/
269 added labels; corrected false if clause, preventing to fill iqueue markom 8288d 09h /or1k/tags/rel_12/
268 First import. lampret 8288d 21h /or1k/tags/rel_12/
267 First import. lampret 8288d 21h /or1k/tags/rel_12/
266 First import. lampret 8288d 21h /or1k/tags/rel_12/
265 Modified virtual silicon instantiations. lampret 8290d 21h /or1k/tags/rel_12/
264 updated cpu config section; added sim config section markom 8291d 02h /or1k/tags/rel_12/
263 configure for cpu; modified command line options markom 8291d 03h /or1k/tags/rel_12/
262 small bug in build_automata fixed; configure for memory markom 8291d 04h /or1k/tags/rel_12/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8291d 06h /or1k/tags/rel_12/
260 Replaced some 8-bit memory access with 32-bit erez 8292d 20h /or1k/tags/rel_12/
259 Removed tick/Makefile, which is generated anyway erez 8292d 23h /or1k/tags/rel_12/
258 Added Ethernet test; renamed dma to dmatest; commented out missing pic.c erez 8292d 23h /or1k/tags/rel_12/
257 Added initial Ethernet simulation (only TX as yet) erez 8292d 23h /or1k/tags/rel_12/
256 fixed masked_increase() in dma.c erez 8292d 23h /or1k/tags/rel_12/
255 mtspr() now correctly sets value to register erez 8293d 02h /or1k/tags/rel_12/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.