OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12/] - Rev 370

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
370 Program counter divided to PPC and NPC. simons 8297d 19h /or1k/tags/rel_12/
369 Configuration command description added. simons 8298d 08h /or1k/tags/rel_12/
368 Typos. lampret 8298d 08h /or1k/tags/rel_12/
367 Changed DSR/DRR behavior and exception detection. lampret 8298d 08h /or1k/tags/rel_12/
366 *** empty log message *** simons 8298d 22h /or1k/tags/rel_12/
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8299d 03h /or1k/tags/rel_12/
364 info spr bug fixed markom 8300d 02h /or1k/tags/rel_12/
363 program can be stepped and continued before running it, supporting low level debugging markom 8300d 03h /or1k/tags/rel_12/
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8300d 08h /or1k/tags/rel_12/
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8300d 09h /or1k/tags/rel_12/
360 Added OR1200_REGISTERED_INPUTS. lampret 8300d 20h /or1k/tags/rel_12/
359 Added optional sampling of inputs. lampret 8300d 20h /or1k/tags/rel_12/
358 Fixed virtual silicon single-port rams instantiation. lampret 8300d 20h /or1k/tags/rel_12/
357 Fixed dbg_is_o assignment width. lampret 8300d 20h /or1k/tags/rel_12/
356 Break point bug fixed simons 8300d 22h /or1k/tags/rel_12/
355 uart VAPI model improved; changes to MC and eth. markom 8301d 06h /or1k/tags/rel_12/
354 Fixed width of du_except. lampret 8301d 16h /or1k/tags/rel_12/
353 Cashes disabled. simons 8302d 03h /or1k/tags/rel_12/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8303d 06h /or1k/tags/rel_12/
351 Fixed some l.trap typos. lampret 8303d 07h /or1k/tags/rel_12/
350 For GDB changed single stepping and disabled trap exception. lampret 8303d 08h /or1k/tags/rel_12/
349 Some bugs regarding cache simulation fixed. simons 8304d 21h /or1k/tags/rel_12/
348 Added instructions on how to build configure. ivang 8306d 05h /or1k/tags/rel_12/
347 Added CRC32 calculation to Ethernet erez 8307d 02h /or1k/tags/rel_12/
346 Improved Ethernet simulation erez 8307d 03h /or1k/tags/rel_12/
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8307d 03h /or1k/tags/rel_12/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8307d 05h /or1k/tags/rel_12/
343 Small touches to test programs erez 8307d 08h /or1k/tags/rel_12/
342 added exception vectors to support and modified section names markom 8308d 04h /or1k/tags/rel_12/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8308d 06h /or1k/tags/rel_12/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.