OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12/] - Rev 377

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
377 cleanup in testbench; pc divided into ppc and npc markom 8265d 06h /or1k/tags/rel_12/
376 int.c and int.h are general enough and should be useful for other tests beside uos markom 8265d 07h /or1k/tags/rel_12/
375 Support for breakpoints changed. simons 8265d 17h /or1k/tags/rel_12/
374 *** empty log message *** simons 8265d 22h /or1k/tags/rel_12/
373 update after links markom 8266d 03h /or1k/tags/rel_12/
372 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; added opcodes/or32.c; more detailed gdb l.trap handling markom 8266d 05h /or1k/tags/rel_12/
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8266d 05h /or1k/tags/rel_12/
370 Program counter divided to PPC and NPC. simons 8268d 17h /or1k/tags/rel_12/
369 Configuration command description added. simons 8269d 06h /or1k/tags/rel_12/
368 Typos. lampret 8269d 06h /or1k/tags/rel_12/
367 Changed DSR/DRR behavior and exception detection. lampret 8269d 06h /or1k/tags/rel_12/
366 *** empty log message *** simons 8269d 20h /or1k/tags/rel_12/
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8270d 01h /or1k/tags/rel_12/
364 info spr bug fixed markom 8271d 00h /or1k/tags/rel_12/
363 program can be stepped and continued before running it, supporting low level debugging markom 8271d 01h /or1k/tags/rel_12/
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8271d 06h /or1k/tags/rel_12/
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8271d 07h /or1k/tags/rel_12/
360 Added OR1200_REGISTERED_INPUTS. lampret 8271d 17h /or1k/tags/rel_12/
359 Added optional sampling of inputs. lampret 8271d 18h /or1k/tags/rel_12/
358 Fixed virtual silicon single-port rams instantiation. lampret 8271d 18h /or1k/tags/rel_12/
357 Fixed dbg_is_o assignment width. lampret 8271d 18h /or1k/tags/rel_12/
356 Break point bug fixed simons 8271d 20h /or1k/tags/rel_12/
355 uart VAPI model improved; changes to MC and eth. markom 8272d 03h /or1k/tags/rel_12/
354 Fixed width of du_except. lampret 8272d 14h /or1k/tags/rel_12/
353 Cashes disabled. simons 8273d 01h /or1k/tags/rel_12/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8274d 03h /or1k/tags/rel_12/
351 Fixed some l.trap typos. lampret 8274d 05h /or1k/tags/rel_12/
350 For GDB changed single stepping and disabled trap exception. lampret 8274d 06h /or1k/tags/rel_12/
349 Some bugs regarding cache simulation fixed. simons 8275d 19h /or1k/tags/rel_12/
348 Added instructions on how to build configure. ivang 8277d 03h /or1k/tags/rel_12/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.