OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12/] - Rev 641

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8226d 06h /or1k/tags/rel_12/
640 Merge profiler and mprofiler with sim. ivang 8226d 08h /or1k/tags/rel_12/
639 MMU cache inhibit bit test added. simons 8228d 22h /or1k/tags/rel_12/
638 TLBTR CI bit is now working properly. simons 8228d 23h /or1k/tags/rel_12/
637 Updated file names. lampret 8229d 00h /or1k/tags/rel_12/
636 Fixed combinational loops. lampret 8229d 00h /or1k/tags/rel_12/
635 Fixed Makefile bug. ivang 8229d 02h /or1k/tags/rel_12/
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.		 ivang 8230d 03h /or1k/tags/rel_12/
633 Bug fix in command line parser. ivang 8230d 04h /or1k/tags/rel_12/
632 profiler and mprofiler merged into sim. ivang 8230d 23h /or1k/tags/rel_12/
631 Real cache access is simulated now. simons 8231d 22h /or1k/tags/rel_12/
630 some bug fixes in store buffer analysis markom 8232d 07h /or1k/tags/rel_12/
629 typo fixed markom 8232d 10h /or1k/tags/rel_12/
627 or32 restored markom 8232d 11h /or1k/tags/rel_12/
626 store buffer added markom 8232d 11h /or1k/tags/rel_12/
625 Bus error bug fixed. Cache routines added. simons 8233d 03h /or1k/tags/rel_12/
624 Added logging of writes/read to/from SPR registers. ivang 8233d 03h /or1k/tags/rel_12/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8233d 05h /or1k/tags/rel_12/
622 Cache test works on hardware. simons 8233d 08h /or1k/tags/rel_12/
621 Cache test works on hardware. simons 8233d 09h /or1k/tags/rel_12/
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8233d 09h /or1k/tags/rel_12/
619 all test pass, after newest changes markom 8233d 09h /or1k/tags/rel_12/
618 Fixed display of new 'void' nop insns. lampret 8233d 18h /or1k/tags/rel_12/
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8233d 18h /or1k/tags/rel_12/
616 flags test added markom 8236d 05h /or1k/tags/rel_12/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8236d 05h /or1k/tags/rel_12/
614 Changed to support new debug if. simons 8236d 12h /or1k/tags/rel_12/
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8237d 09h /or1k/tags/rel_12/
612 Tick timer period extended to meet real timing. simons 8237d 10h /or1k/tags/rel_12/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8238d 12h /or1k/tags/rel_12/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.