OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12/] [or1200/] - Rev 569

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
569 Default ASIC configuration does not sample WB inputs. lampret 8280d 05h /or1k/tags/rel_12/or1200/
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8280d 08h /or1k/tags/rel_12/or1200/
536 Fixed typo. OR1200_REGISTERED_OUTPUTS was not defined. Should be. lampret 8286d 14h /or1k/tags/rel_12/or1200/
512 Uncommented OR1200_REGISTERED_OUTPUTS for FPGA target. lampret 8290d 17h /or1k/tags/rel_12/or1200/
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8291d 06h /or1k/tags/rel_12/or1200/
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8321d 09h /or1k/tags/rel_12/or1200/
401 *** empty log message *** simons 8324d 20h /or1k/tags/rel_12/or1200/
400 force_dslot_fetch does not work - allways zero. simons 8324d 20h /or1k/tags/rel_12/or1200/
399 Trap insn couses break after exits ex_insn. simons 8324d 20h /or1k/tags/rel_12/or1200/
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8327d 15h /or1k/tags/rel_12/or1200/
390 Changed instantiation name of VS RAMs. lampret 8327d 17h /or1k/tags/rel_12/or1200/
387 Now FPGA and ASIC target are separate. lampret 8327d 19h /or1k/tags/rel_12/or1200/
386 Fixed VS RAM instantiation - again. lampret 8327d 19h /or1k/tags/rel_12/or1200/
370 Program counter divided to PPC and NPC. simons 8331d 17h /or1k/tags/rel_12/or1200/
367 Changed DSR/DRR behavior and exception detection. lampret 8332d 06h /or1k/tags/rel_12/or1200/
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8333d 01h /or1k/tags/rel_12/or1200/
360 Added OR1200_REGISTERED_INPUTS. lampret 8334d 17h /or1k/tags/rel_12/or1200/
359 Added optional sampling of inputs. lampret 8334d 17h /or1k/tags/rel_12/or1200/
358 Fixed virtual silicon single-port rams instantiation. lampret 8334d 17h /or1k/tags/rel_12/or1200/
357 Fixed dbg_is_o assignment width. lampret 8334d 17h /or1k/tags/rel_12/or1200/
356 Break point bug fixed simons 8334d 20h /or1k/tags/rel_12/or1200/
354 Fixed width of du_except. lampret 8335d 14h /or1k/tags/rel_12/or1200/
353 Cashes disabled. simons 8336d 00h /or1k/tags/rel_12/or1200/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8337d 03h /or1k/tags/rel_12/or1200/
351 Fixed some l.trap typos. lampret 8337d 05h /or1k/tags/rel_12/or1200/
350 For GDB changed single stepping and disabled trap exception. lampret 8337d 06h /or1k/tags/rel_12/or1200/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8342d 04h /or1k/tags/rel_12/or1200/
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8342d 04h /or1k/tags/rel_12/or1200/
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8343d 13h /or1k/tags/rel_12/or1200/
316 Fixed exceptions. lampret 8345d 11h /or1k/tags/rel_12/or1200/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.