OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_14/] [or1200/] - Rev 1188

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1188 Added support for rams with byte write access. simons 7607d 03h /or1k/tags/rel_14/or1200/
1186 Added support for rams with byte write access. simons 7608d 02h /or1k/tags/rel_14/or1200/
1184 Scan signals mess fixed. simons 7614d 19h /or1k/tags/rel_14/or1200/
1179 BIST interface added for Artisan memory instances. simons 7622d 23h /or1k/tags/rel_14/or1200/
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7689d 09h /or1k/tags/rel_14/or1200/
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7732d 12h /or1k/tags/rel_14/or1200/
1155 No functional change. Only added customization for exception vectors. lampret 7735d 14h /or1k/tags/rel_14/or1200/
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7748d 15h /or1k/tags/rel_14/or1200/
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7748d 15h /or1k/tags/rel_14/or1200/
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7749d 11h /or1k/tags/rel_14/or1200/
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7749d 11h /or1k/tags/rel_14/or1200/
1130 RFRAM type always need to be defined. lampret 7749d 11h /or1k/tags/rel_14/or1200/
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7749d 11h /or1k/tags/rel_14/or1200/
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7824d 09h /or1k/tags/rel_14/or1200/
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7869d 03h /or1k/tags/rel_14/or1200/
1083 SB mem width fixed. simons 7900d 22h /or1k/tags/rel_14/or1200/
1079 RAMs wrong connected to the BIST scan chain. mohor 7909d 19h /or1k/tags/rel_14/or1200/
1078 Previous check-in was done by mistake. mohor 7909d 21h /or1k/tags/rel_14/or1200/
1077 Signal scanb_sen renamed to scanb_en. mohor 7909d 21h /or1k/tags/rel_14/or1200/
1069 Signal scanb_eni renamed to scanb_en mohor 7913d 14h /or1k/tags/rel_14/or1200/
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7920d 16h /or1k/tags/rel_14/or1200/
1055 Removed obsolete comment. lampret 7952d 09h /or1k/tags/rel_14/or1200/
1054 Fixed a combinational loop. lampret 7952d 09h /or1k/tags/rel_14/or1200/
1053 Disabled cache inhibit atttribute. lampret 7952d 09h /or1k/tags/rel_14/or1200/
1040 Updated the script. lampret 7959d 15h /or1k/tags/rel_14/or1200/
1039 Added linter directory. lampret 7959d 15h /or1k/tags/rel_14/or1200/
1038 Fixed a typo, reported by Taylor Su. lampret 7959d 17h /or1k/tags/rel_14/or1200/
1037 First import of the new synopsys DC scripts. lampret 7959d 17h /or1k/tags/rel_14/or1200/
1036 Removed old synthesis scripts. lampret 7959d 17h /or1k/tags/rel_14/or1200/
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7960d 06h /or1k/tags/rel_14/or1200/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.