OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] - Rev 1774

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5573d 02h /or1k/tags/rel_16/
1212 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7496d 01h /tags/rel_16/
1211 New wb_biu for iwb interface. lampret 7496d 01h /trunk/
1208 Added useless signal genpc_stop_refetch. lampret 7496d 01h /trunk/
1207 Static exception prefix. lampret 7496d 01h /trunk/
1205 fix for gdb_debug config phoenix 7502d 10h /trunk/
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7519d 22h /trunk/
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7519d 22h /trunk/
1202 at exception print insn number to ease debugging phoenix 7519d 22h /trunk/
1200 mbist signals updated according to newest convention markom 7544d 17h /trunk/
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7548d 18h /trunk/
1198 make it compile on RH 8,9 phoenix 7574d 09h /trunk/
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it
dries 7579d 13h /trunk/
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7579d 15h /trunk/
1195 made the project file a little bit more universal dries 7579d 16h /trunk/
1194 correct all the syntax errors dries 7579d 16h /trunk/
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'
dries 7579d 16h /trunk/
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7579d 18h /trunk/
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7579d 18h /trunk/
1188 Added support for rams with byte write access. simons 7595d 17h /trunk/
1186 Added support for rams with byte write access. simons 7596d 16h /trunk/
1184 Scan signals mess fixed. simons 7603d 09h /trunk/
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7608d 00h /trunk/
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7608d 02h /trunk/
1179 BIST interface added for Artisan memory instances. simons 7611d 12h /trunk/
1178 avoid another immu exception that should not happen phoenix 7640d 23h /trunk/
1177 more informative output phoenix 7642d 06h /trunk/
1176 Added comments. damonb 7642d 21h /trunk/
1174 fix for immu exceptions that never should have happened phoenix 7644d 01h /trunk/
1170 Added support for l.addc instruction. csanchez 7652d 05h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.