OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] [or1200/] - Rev 1782

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5568d 03h /or1k/tags/rel_16/or1200/
1212 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7491d 01h /or1k/tags/rel_16/or1200/
1211 New wb_biu for iwb interface. lampret 7491d 01h /or1k/tags/rel_16/or1200/
1208 Added useless signal genpc_stop_refetch. lampret 7491d 02h /or1k/tags/rel_16/or1200/
1207 Static exception prefix. lampret 7491d 02h /or1k/tags/rel_16/or1200/
1200 mbist signals updated according to newest convention markom 7539d 18h /or1k/tags/rel_16/or1200/
1194 correct all the syntax errors dries 7574d 17h /or1k/tags/rel_16/or1200/
1188 Added support for rams with byte write access. simons 7590d 17h /or1k/tags/rel_16/or1200/
1186 Added support for rams with byte write access. simons 7591d 16h /or1k/tags/rel_16/or1200/
1184 Scan signals mess fixed. simons 7598d 09h /or1k/tags/rel_16/or1200/
1179 BIST interface added for Artisan memory instances. simons 7606d 12h /or1k/tags/rel_16/or1200/
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7672d 23h /or1k/tags/rel_16/or1200/
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7716d 01h /or1k/tags/rel_16/or1200/
1155 No functional change. Only added customization for exception vectors. lampret 7719d 03h /or1k/tags/rel_16/or1200/
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7732d 05h /or1k/tags/rel_16/or1200/
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7732d 05h /or1k/tags/rel_16/or1200/
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7733d 00h /or1k/tags/rel_16/or1200/
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7733d 00h /or1k/tags/rel_16/or1200/
1130 RFRAM type always need to be defined. lampret 7733d 00h /or1k/tags/rel_16/or1200/
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7733d 00h /or1k/tags/rel_16/or1200/
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7807d 22h /or1k/tags/rel_16/or1200/
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7852d 17h /or1k/tags/rel_16/or1200/
1083 SB mem width fixed. simons 7884d 12h /or1k/tags/rel_16/or1200/
1079 RAMs wrong connected to the BIST scan chain. mohor 7893d 09h /or1k/tags/rel_16/or1200/
1078 Previous check-in was done by mistake. mohor 7893d 11h /or1k/tags/rel_16/or1200/
1077 Signal scanb_sen renamed to scanb_en. mohor 7893d 11h /or1k/tags/rel_16/or1200/
1069 Signal scanb_eni renamed to scanb_en mohor 7897d 03h /or1k/tags/rel_16/or1200/
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7904d 06h /or1k/tags/rel_16/or1200/
1055 Removed obsolete comment. lampret 7935d 22h /or1k/tags/rel_16/or1200/
1054 Fixed a combinational loop. lampret 7935d 23h /or1k/tags/rel_16/or1200/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.