OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] [or1200/] [rtl/] - Rev 401

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
401 *** empty log message *** simons 8291d 14h /or1k/tags/rel_16/or1200/rtl/
400 force_dslot_fetch does not work - allways zero. simons 8291d 14h /or1k/tags/rel_16/or1200/rtl/
399 Trap insn couses break after exits ex_insn. simons 8291d 14h /or1k/tags/rel_16/or1200/rtl/
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8294d 10h /or1k/tags/rel_16/or1200/rtl/
390 Changed instantiation name of VS RAMs. lampret 8294d 11h /or1k/tags/rel_16/or1200/rtl/
387 Now FPGA and ASIC target are separate. lampret 8294d 13h /or1k/tags/rel_16/or1200/rtl/
386 Fixed VS RAM instantiation - again. lampret 8294d 13h /or1k/tags/rel_16/or1200/rtl/
370 Program counter divided to PPC and NPC. simons 8298d 11h /or1k/tags/rel_16/or1200/rtl/
367 Changed DSR/DRR behavior and exception detection. lampret 8299d 00h /or1k/tags/rel_16/or1200/rtl/
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8299d 19h /or1k/tags/rel_16/or1200/rtl/
360 Added OR1200_REGISTERED_INPUTS. lampret 8301d 11h /or1k/tags/rel_16/or1200/rtl/
359 Added optional sampling of inputs. lampret 8301d 11h /or1k/tags/rel_16/or1200/rtl/
358 Fixed virtual silicon single-port rams instantiation. lampret 8301d 11h /or1k/tags/rel_16/or1200/rtl/
357 Fixed dbg_is_o assignment width. lampret 8301d 11h /or1k/tags/rel_16/or1200/rtl/
356 Break point bug fixed simons 8301d 14h /or1k/tags/rel_16/or1200/rtl/
354 Fixed width of du_except. lampret 8302d 08h /or1k/tags/rel_16/or1200/rtl/
353 Cashes disabled. simons 8302d 18h /or1k/tags/rel_16/or1200/rtl/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8303d 21h /or1k/tags/rel_16/or1200/rtl/
351 Fixed some l.trap typos. lampret 8303d 23h /or1k/tags/rel_16/or1200/rtl/
350 For GDB changed single stepping and disabled trap exception. lampret 8304d 00h /or1k/tags/rel_16/or1200/rtl/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8308d 23h /or1k/tags/rel_16/or1200/rtl/
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8308d 23h /or1k/tags/rel_16/or1200/rtl/
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8310d 07h /or1k/tags/rel_16/or1200/rtl/
316 Fixed exceptions. lampret 8312d 05h /or1k/tags/rel_16/or1200/rtl/
271 Added missing endif lampret 8316d 18h /or1k/tags/rel_16/or1200/rtl/
265 Modified virtual silicon instantiations. lampret 8319d 14h /or1k/tags/rel_16/or1200/rtl/
220 Fixed parameters in generic sprams. lampret 8330d 13h /or1k/tags/rel_16/or1200/rtl/
219 Fixed sensitivity list. lampret 8331d 15h /or1k/tags/rel_16/or1200/rtl/
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8331d 15h /or1k/tags/rel_16/or1200/rtl/
217 Fixed some synthesis warnings. Configured with caches and MMUs. lampret 8333d 09h /or1k/tags/rel_16/or1200/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.