OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_17/] [or1200/] [rtl/] - Rev 1214

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7538d 21h /or1k/tags/rel_17/or1200/rtl/
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7543d 09h /or1k/tags/rel_17/or1200/rtl/
1210 No functional change. lampret 7543d 09h /or1k/tags/rel_17/or1200/rtl/
1209 Fixed instantiation name. lampret 7543d 09h /or1k/tags/rel_17/or1200/rtl/
1207 Static exception prefix. lampret 7543d 09h /or1k/tags/rel_17/or1200/rtl/
1206 Static exception prefix. lampret 7543d 09h /or1k/tags/rel_17/or1200/rtl/
1175 Added three missing wire declarations. No functional changes. lampret 7690d 08h /or1k/tags/rel_17/or1200/rtl/
1172 Added embedded memory QMEM. lampret 7692d 17h /or1k/tags/rel_17/or1200/rtl/
1171 Added embedded memory QMEM. lampret 7692d 17h /or1k/tags/rel_17/or1200/rtl/
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7725d 06h /or1k/tags/rel_17/or1200/rtl/
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7725d 06h /or1k/tags/rel_17/or1200/rtl/
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7768d 08h /or1k/tags/rel_17/or1200/rtl/
1155 No functional change. Only added customization for exception vectors. lampret 7771d 10h /or1k/tags/rel_17/or1200/rtl/
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7784d 12h /or1k/tags/rel_17/or1200/rtl/
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7784d 12h /or1k/tags/rel_17/or1200/rtl/
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7785d 07h /or1k/tags/rel_17/or1200/rtl/
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7785d 07h /or1k/tags/rel_17/or1200/rtl/
1130 RFRAM type always need to be defined. lampret 7785d 07h /or1k/tags/rel_17/or1200/rtl/
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7785d 07h /or1k/tags/rel_17/or1200/rtl/
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7860d 05h /or1k/tags/rel_17/or1200/rtl/
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7905d 00h /or1k/tags/rel_17/or1200/rtl/
1083 SB mem width fixed. simons 7936d 19h /or1k/tags/rel_17/or1200/rtl/
1079 RAMs wrong connected to the BIST scan chain. mohor 7945d 16h /or1k/tags/rel_17/or1200/rtl/
1078 Previous check-in was done by mistake. mohor 7945d 18h /or1k/tags/rel_17/or1200/rtl/
1077 Signal scanb_sen renamed to scanb_en. mohor 7945d 18h /or1k/tags/rel_17/or1200/rtl/
1069 Signal scanb_eni renamed to scanb_en mohor 7949d 10h /or1k/tags/rel_17/or1200/rtl/
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7956d 13h /or1k/tags/rel_17/or1200/rtl/
1055 Removed obsolete comment. lampret 7988d 05h /or1k/tags/rel_17/or1200/rtl/
1054 Fixed a combinational loop. lampret 7988d 06h /or1k/tags/rel_17/or1200/rtl/
1053 Disabled cache inhibit atttribute. lampret 7988d 06h /or1k/tags/rel_17/or1200/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.