OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_2/] [or1200/] [rtl/] - Rev 791

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
791 Fixed some ports in instnatiations that were removed from the modules lampret 8128d 04h /or1k/tags/rel_2/or1200/rtl/
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8128d 04h /or1k/tags/rel_2/or1200/rtl/
788 Some of the warnings fixed. lampret 8128d 05h /or1k/tags/rel_2/or1200/rtl/
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8129d 01h /or1k/tags/rel_2/or1200/rtl/
777 Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2 lampret 8129d 01h /or1k/tags/rel_2/or1200/rtl/
776 Updated defines. lampret 8129d 01h /or1k/tags/rel_2/or1200/rtl/
775 Optimized cache controller FSM. lampret 8129d 01h /or1k/tags/rel_2/or1200/rtl/
774 Removed old files. lampret 8129d 01h /or1k/tags/rel_2/or1200/rtl/
737 Added alternative for critical path in DU. lampret 8143d 20h /or1k/tags/rel_2/or1200/rtl/
736 Changed generation of SPR address. Now it is ORed from base and offset instead of a sum. lampret 8146d 19h /or1k/tags/rel_2/or1200/rtl/
735 Fixed async loop. Changed multiplier type for ASIC. lampret 8146d 19h /or1k/tags/rel_2/or1200/rtl/
668 Lapsus fixed. simons 8171d 05h /or1k/tags/rel_2/or1200/rtl/
663 No longer using async rst as sync reset for the counter. lampret 8173d 19h /or1k/tags/rel_2/or1200/rtl/
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8174d 16h /or1k/tags/rel_2/or1200/rtl/
636 Fixed combinational loops. lampret 8184d 00h /or1k/tags/rel_2/or1200/rtl/
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8188d 19h /or1k/tags/rel_2/or1200/rtl/
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8193d 12h /or1k/tags/rel_2/or1200/rtl/
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8197d 06h /or1k/tags/rel_2/or1200/rtl/
596 SR[TEE] should be zero after reset. lampret 8197d 11h /or1k/tags/rel_2/or1200/rtl/
595 Fixed 'the NPC single-step fix'. lampret 8198d 06h /or1k/tags/rel_2/or1200/rtl/
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8198d 12h /or1k/tags/rel_2/or1200/rtl/
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8201d 14h /or1k/tags/rel_2/or1200/rtl/
571 Changed alignment exception EPCR. Not tested yet. lampret 8201d 23h /or1k/tags/rel_2/or1200/rtl/
570 Fixed order of syscall and range exceptions. lampret 8202d 01h /or1k/tags/rel_2/or1200/rtl/
569 Default ASIC configuration does not sample WB inputs. lampret 8202d 11h /or1k/tags/rel_2/or1200/rtl/
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8202d 14h /or1k/tags/rel_2/or1200/rtl/
536 Fixed typo. OR1200_REGISTERED_OUTPUTS was not defined. Should be. lampret 8208d 19h /or1k/tags/rel_2/or1200/rtl/
512 Uncommented OR1200_REGISTERED_OUTPUTS for FPGA target. lampret 8212d 23h /or1k/tags/rel_2/or1200/rtl/
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8213d 12h /or1k/tags/rel_2/or1200/rtl/
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8243d 15h /or1k/tags/rel_2/or1200/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.