OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_20/] [or1200/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5567d 11h /or1k/tags/rel_20/or1200/
1227 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7449d 03h /or1k/tags/rel_20/or1200/
1226 interface to debug changed; no more opselect; stb-ack protocol markom 7449d 03h /or1k/tags/rel_20/or1200/
1225 Separate instruction and data QMEM decoders, QMEM acknowledge and byte-select added andreje 7452d 11h /or1k/tags/rel_20/or1200/
1220 Exception prefix configuration changed. simons 7477d 20h /or1k/tags/rel_20/or1200/
1219 Qmem mbist signals fixed. simons 7477d 20h /or1k/tags/rel_20/or1200/
1216 Support for ram with byte selects added. simons 7484d 18h /or1k/tags/rel_20/or1200/
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7485d 22h /or1k/tags/rel_20/or1200/
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7490d 09h /or1k/tags/rel_20/or1200/
1210 No functional change. lampret 7490d 09h /or1k/tags/rel_20/or1200/
1209 Fixed instantiation name. lampret 7490d 09h /or1k/tags/rel_20/or1200/
1207 Static exception prefix. lampret 7490d 09h /or1k/tags/rel_20/or1200/
1206 Static exception prefix. lampret 7490d 10h /or1k/tags/rel_20/or1200/
1175 Added three missing wire declarations. No functional changes. lampret 7637d 08h /or1k/tags/rel_20/or1200/
1172 Added embedded memory QMEM. lampret 7639d 18h /or1k/tags/rel_20/or1200/
1171 Added embedded memory QMEM. lampret 7639d 18h /or1k/tags/rel_20/or1200/
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7672d 07h /or1k/tags/rel_20/or1200/
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7672d 07h /or1k/tags/rel_20/or1200/
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7715d 09h /or1k/tags/rel_20/or1200/
1155 No functional change. Only added customization for exception vectors. lampret 7718d 11h /or1k/tags/rel_20/or1200/
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7731d 12h /or1k/tags/rel_20/or1200/
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7731d 13h /or1k/tags/rel_20/or1200/
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7732d 08h /or1k/tags/rel_20/or1200/
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7732d 08h /or1k/tags/rel_20/or1200/
1130 RFRAM type always need to be defined. lampret 7732d 08h /or1k/tags/rel_20/or1200/
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7732d 08h /or1k/tags/rel_20/or1200/
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7807d 06h /or1k/tags/rel_20/or1200/
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7852d 00h /or1k/tags/rel_20/or1200/
1083 SB mem width fixed. simons 7883d 20h /or1k/tags/rel_20/or1200/
1079 RAMs wrong connected to the BIST scan chain. mohor 7892d 17h /or1k/tags/rel_20/or1200/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.