OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21/] - Rev 284

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
284 updated configure scripts and joined GETSTARTED into INSTALL file markom 8287d 12h /or1k/tags/rel_21/
283 First import. simons 8288d 01h /or1k/tags/rel_21/
282 First import. simons 8288d 01h /or1k/tags/rel_21/
281 First import. simons 8288d 02h /or1k/tags/rel_21/
280 Some mp3 examples. simons 8288d 03h /or1k/tags/rel_21/
279 *** empty log message *** simons 8288d 03h /or1k/tags/rel_21/
278 *** empty log message *** simons 8288d 04h /or1k/tags/rel_21/
277 *** empty log message *** simons 8288d 04h /or1k/tags/rel_21/
276 Moved to different folder. simons 8288d 04h /or1k/tags/rel_21/
275 This are temporary files. simons 8288d 04h /or1k/tags/rel_21/
274 *** empty log message *** simons 8288d 04h /or1k/tags/rel_21/
273 This are temporary files. simons 8288d 05h /or1k/tags/rel_21/
272 Moved to separate folder. simons 8288d 06h /or1k/tags/rel_21/
271 Added missing endif lampret 8288d 08h /or1k/tags/rel_21/
270 some speedups, when debug module is disabled markom 8288d 15h /or1k/tags/rel_21/
269 added labels; corrected false if clause, preventing to fill iqueue markom 8288d 16h /or1k/tags/rel_21/
268 First import. lampret 8289d 03h /or1k/tags/rel_21/
267 First import. lampret 8289d 04h /or1k/tags/rel_21/
266 First import. lampret 8289d 04h /or1k/tags/rel_21/
265 Modified virtual silicon instantiations. lampret 8291d 04h /or1k/tags/rel_21/
264 updated cpu config section; added sim config section markom 8291d 09h /or1k/tags/rel_21/
263 configure for cpu; modified command line options markom 8291d 10h /or1k/tags/rel_21/
262 small bug in build_automata fixed; configure for memory markom 8291d 10h /or1k/tags/rel_21/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8291d 13h /or1k/tags/rel_21/
260 Replaced some 8-bit memory access with 32-bit erez 8293d 03h /or1k/tags/rel_21/
259 Removed tick/Makefile, which is generated anyway erez 8293d 06h /or1k/tags/rel_21/
258 Added Ethernet test; renamed dma to dmatest; commented out missing pic.c erez 8293d 06h /or1k/tags/rel_21/
257 Added initial Ethernet simulation (only TX as yet) erez 8293d 06h /or1k/tags/rel_21/
256 fixed masked_increase() in dma.c erez 8293d 06h /or1k/tags/rel_21/
255 mtspr() now correctly sets value to register erez 8293d 09h /or1k/tags/rel_21/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.