OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21/] - Rev 655

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
655 TLB registers addresses changed. simons 8192d 21h /or1k/tags/rel_21/
654 This is repaired in new versions of uClinux. simons 8192d 22h /or1k/tags/rel_21/
653 Some cleanup. simons 8192d 22h /or1k/tags/rel_21/
652 Some cleanup. simons 8192d 23h /or1k/tags/rel_21/
651 Some cleanup. simons 8192d 23h /or1k/tags/rel_21/
650 Some cleanup. simons 8193d 00h /or1k/tags/rel_21/
649 Some cleanup. simons 8193d 00h /or1k/tags/rel_21/
648 fb now works in system memory markom 8194d 09h /or1k/tags/rel_21/
647 some changes to fb to make it compatible with HW markom 8195d 03h /or1k/tags/rel_21/
646 some bugs fixed markom 8195d 05h /or1k/tags/rel_21/
645 simple frame buffer peripheral with test added markom 8195d 09h /or1k/tags/rel_21/
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8196d 04h /or1k/tags/rel_21/
643 Quick bug fix. ivang 8196d 04h /or1k/tags/rel_21/
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8196d 04h /or1k/tags/rel_21/
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8196d 05h /or1k/tags/rel_21/
640 Merge profiler and mprofiler with sim. ivang 8196d 06h /or1k/tags/rel_21/
639 MMU cache inhibit bit test added. simons 8198d 21h /or1k/tags/rel_21/
638 TLBTR CI bit is now working properly. simons 8198d 21h /or1k/tags/rel_21/
637 Updated file names. lampret 8198d 22h /or1k/tags/rel_21/
636 Fixed combinational loops. lampret 8198d 22h /or1k/tags/rel_21/
635 Fixed Makefile bug. ivang 8199d 00h /or1k/tags/rel_21/
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.		 ivang 8200d 01h /or1k/tags/rel_21/
633 Bug fix in command line parser. ivang 8200d 02h /or1k/tags/rel_21/
632 profiler and mprofiler merged into sim. ivang 8200d 21h /or1k/tags/rel_21/
631 Real cache access is simulated now. simons 8201d 20h /or1k/tags/rel_21/
630 some bug fixes in store buffer analysis markom 8202d 05h /or1k/tags/rel_21/
629 typo fixed markom 8202d 08h /or1k/tags/rel_21/
627 or32 restored markom 8202d 09h /or1k/tags/rel_21/
626 store buffer added markom 8202d 09h /or1k/tags/rel_21/
625 Bus error bug fixed. Cache routines added. simons 8203d 01h /or1k/tags/rel_21/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.