OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_23/] [or1200/] - Rev 1037

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1037 First import of the new synopsys DC scripts. lampret 7982d 02h /or1k/tags/rel_23/or1200/
1036 Removed old synthesis scripts. lampret 7982d 02h /or1k/tags/rel_23/or1200/
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7982d 15h /or1k/tags/rel_23/or1200/
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 7983d 01h /or1k/tags/rel_23/or1200/
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 7983d 15h /or1k/tags/rel_23/or1200/
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 7986d 20h /or1k/tags/rel_23/or1200/
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7986d 22h /or1k/tags/rel_23/or1200/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7993d 19h /or1k/tags/rel_23/or1200/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7999d 18h /or1k/tags/rel_23/or1200/
993 Fixed IMMU bug. lampret 7999d 18h /or1k/tags/rel_23/or1200/
984 Disable SB until it is tested lampret 8002d 22h /or1k/tags/rel_23/or1200/
977 Added store buffer. lampret 8003d 00h /or1k/tags/rel_23/or1200/
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8006d 14h /or1k/tags/rel_23/or1200/
960 Directory cleanup. lampret 8006d 15h /or1k/tags/rel_23/or1200/
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 8007d 14h /or1k/tags/rel_23/or1200/
944 Added OR1200_WB_RETRY. Moved WB registered outsputs / samples inputs into lower section. lampret 8009d 15h /or1k/tags/rel_23/or1200/
943 Added optional retry counter for wb_rty_i. Added graceful termination for aborted transfers. lampret 8009d 15h /or1k/tags/rel_23/or1200/
942 Delayed external access at page crossing. lampret 8009d 15h /or1k/tags/rel_23/or1200/
916 MAC now follows software convention (signed multiply instead of unsigned). lampret 8021d 18h /or1k/tags/rel_23/or1200/
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8037d 22h /or1k/tags/rel_23/or1200/
871 Generic flip-flop based memory macro for register file. lampret 8074d 04h /or1k/tags/rel_23/or1200/
870 Added defines for enabling generic FF based memory macro for register file. lampret 8074d 04h /or1k/tags/rel_23/or1200/
869 Added generic flip-flop based memory macro instantiation. lampret 8074d 04h /or1k/tags/rel_23/or1200/
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8145d 04h /or1k/tags/rel_23/or1200/
794 Added again just recently removed full_case directive lampret 8145d 04h /or1k/tags/rel_23/or1200/
791 Fixed some ports in instnatiations that were removed from the modules lampret 8145d 04h /or1k/tags/rel_23/or1200/
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8145d 04h /or1k/tags/rel_23/or1200/
788 Some of the warnings fixed. lampret 8145d 05h /or1k/tags/rel_23/or1200/
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8146d 01h /or1k/tags/rel_23/or1200/
777 Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2 lampret 8146d 01h /or1k/tags/rel_23/or1200/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.