OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_24/] - Rev 152

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
152 Breakpoint exceptions from single step are not printed now. chris 8419d 03h /or1k/tags/rel_24/
151 Typo in the previous commit. Sorry. chris 8419d 03h /or1k/tags/rel_24/
150 Fixed some single stepping issues chris 8419d 03h /or1k/tags/rel_24/
149 Fixed bug where disassemble command caused a segmentation fault chris 8420d 06h /or1k/tags/rel_24/
148 Replace single stepping patch that got overwritten chris 8420d 06h /or1k/tags/rel_24/
147 Initial checkin of instructions chris 8420d 22h /or1k/tags/rel_24/
146 Mofications to work with or1ksim JTAG based simulation chris 8420d 22h /or1k/tags/rel_24/
145 Modifications necessary for functional gdb debugging interface chris 8420d 22h /or1k/tags/rel_24/
144 Modifications necessary for functional gdb interface chris 8420d 22h /or1k/tags/rel_24/
143 Modifications necessary to work with JTAG or1ksim simulator chris 8420d 22h /or1k/tags/rel_24/
142 Modifications for a functional gdb environment chris 8420d 22h /or1k/tags/rel_24/
141 Added l_trap() chris 8420d 22h /or1k/tags/rel_24/
140 Modifications to work with or1ksim JTAG simulator chris 8420d 22h /or1k/tags/rel_24/
139 Modifications for functional gdb chris 8420d 22h /or1k/tags/rel_24/
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading
markom 8424d 01h /or1k/tags/rel_24/
137 Added TRAP exception chris 8425d 00h /or1k/tags/rel_24/
136 Fixed the DSR/DRR debug register definitions which were stored backwards chris 8425d 00h /or1k/tags/rel_24/
135 Fixed a couple of bugs related to updating registers over JTAG
during debugging.
chris 8425d 00h /or1k/tags/rel_24/
134 *** empty log message *** markom 8427d 00h /or1k/tags/rel_24/
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode
markom 8427d 00h /or1k/tags/rel_24/
132 Added option for socket libraries under Solaris chris 8427d 22h /or1k/tags/rel_24/
131 Initial checkin of the Debug Unit register descriptions chris 8427d 22h /or1k/tags/rel_24/
130 Initial checkin of the debug unit module chris 8427d 22h /or1k/tags/rel_24/
129 Added code to inject insn from Debug Unit DIR chris 8427d 22h /or1k/tags/rel_24/
128 Added code to check debug unit after an exception chris 8427d 22h /or1k/tags/rel_24/
127 Added GDB debugging protocol. chris 8427d 22h /or1k/tags/rel_24/
126 Added JTAG proxy protocol definitions chris 8427d 23h /or1k/tags/rel_24/
125 Fixed a bug involving failure to reset chain after or1k_flush_pipeline() chris 8427d 23h /or1k/tags/rel_24/
124 Added remote jtag protocol capability chris 8427d 23h /or1k/tags/rel_24/
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files
markom 8433d 21h /or1k/tags/rel_24/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.