OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_24/] - Rev 164

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
164 *** empty log message *** lampret 8396d 05h /or1k/tags/rel_24/
163 Forgot files.f file. lampret 8396d 05h /or1k/tags/rel_24/
162 Benches (under development). lampret 8396d 05h /or1k/tags/rel_24/
161 Development version of RTL. Libraries are missing. lampret 8396d 05h /or1k/tags/rel_24/
160 simulation script lampret 8396d 05h /or1k/tags/rel_24/
159 synthesis scripts lampret 8396d 05h /or1k/tags/rel_24/
158 Initial RTEMS import chris 8405d 19h /or1k/tags/rel_24/
157 Update simons 8412d 22h /or1k/tags/rel_24/
156 File moved to opcode. simons 8412d 22h /or1k/tags/rel_24/
155 Update simons 8412d 22h /or1k/tags/rel_24/
154 Updated for new runtime environment chris 8418d 22h /or1k/tags/rel_24/
153 Writes to SPR_PC are now enabled chris 8418d 22h /or1k/tags/rel_24/
152 Breakpoint exceptions from single step are not printed now. chris 8418d 22h /or1k/tags/rel_24/
151 Typo in the previous commit. Sorry. chris 8418d 23h /or1k/tags/rel_24/
150 Fixed some single stepping issues chris 8418d 23h /or1k/tags/rel_24/
149 Fixed bug where disassemble command caused a segmentation fault chris 8420d 01h /or1k/tags/rel_24/
148 Replace single stepping patch that got overwritten chris 8420d 01h /or1k/tags/rel_24/
147 Initial checkin of instructions chris 8420d 17h /or1k/tags/rel_24/
146 Mofications to work with or1ksim JTAG based simulation chris 8420d 17h /or1k/tags/rel_24/
145 Modifications necessary for functional gdb debugging interface chris 8420d 17h /or1k/tags/rel_24/
144 Modifications necessary for functional gdb interface chris 8420d 17h /or1k/tags/rel_24/
143 Modifications necessary to work with JTAG or1ksim simulator chris 8420d 17h /or1k/tags/rel_24/
142 Modifications for a functional gdb environment chris 8420d 17h /or1k/tags/rel_24/
141 Added l_trap() chris 8420d 17h /or1k/tags/rel_24/
140 Modifications to work with or1ksim JTAG simulator chris 8420d 17h /or1k/tags/rel_24/
139 Modifications for functional gdb chris 8420d 17h /or1k/tags/rel_24/
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading		 markom 8423d 21h /or1k/tags/rel_24/
137 Added TRAP exception chris 8424d 20h /or1k/tags/rel_24/
136 Fixed the DSR/DRR debug register definitions which were stored backwards chris 8424d 20h /or1k/tags/rel_24/
135 Fixed a couple of bugs related to updating registers over JTAG
during debugging.		 chris 8424d 20h /or1k/tags/rel_24/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.