OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_24/] - Rev 170

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
170 Added cfg regs. Moved all defines into one defines.v file. More cleanup. lampret 8401d 05h /or1k/tags/rel_24/
169 Fixed memory cells. Moved monitor.h into monitor.v lampret 8401d 05h /or1k/tags/rel_24/
168 Major clean-up. lampret 8404d 19h /or1k/tags/rel_24/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8405d 18h /or1k/tags/rel_24/
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8423d 05h /or1k/tags/rel_24/
165 Added variable ack of WB transfers (see NODELAY_WBx). lampret 8423d 05h /or1k/tags/rel_24/
164 *** empty log message *** lampret 8425d 08h /or1k/tags/rel_24/
163 Forgot files.f file. lampret 8425d 08h /or1k/tags/rel_24/
162 Benches (under development). lampret 8425d 08h /or1k/tags/rel_24/
161 Development version of RTL. Libraries are missing. lampret 8425d 08h /or1k/tags/rel_24/
160 simulation script lampret 8425d 08h /or1k/tags/rel_24/
159 synthesis scripts lampret 8425d 08h /or1k/tags/rel_24/
158 Initial RTEMS import chris 8434d 23h /or1k/tags/rel_24/
157 Update simons 8442d 01h /or1k/tags/rel_24/
156 File moved to opcode. simons 8442d 02h /or1k/tags/rel_24/
155 Update simons 8442d 02h /or1k/tags/rel_24/
154 Updated for new runtime environment chris 8448d 01h /or1k/tags/rel_24/
153 Writes to SPR_PC are now enabled chris 8448d 02h /or1k/tags/rel_24/
152 Breakpoint exceptions from single step are not printed now. chris 8448d 02h /or1k/tags/rel_24/
151 Typo in the previous commit. Sorry. chris 8448d 02h /or1k/tags/rel_24/
150 Fixed some single stepping issues chris 8448d 02h /or1k/tags/rel_24/
149 Fixed bug where disassemble command caused a segmentation fault chris 8449d 04h /or1k/tags/rel_24/
148 Replace single stepping patch that got overwritten chris 8449d 05h /or1k/tags/rel_24/
147 Initial checkin of instructions chris 8449d 20h /or1k/tags/rel_24/
146 Mofications to work with or1ksim JTAG based simulation chris 8449d 20h /or1k/tags/rel_24/
145 Modifications necessary for functional gdb debugging interface chris 8449d 21h /or1k/tags/rel_24/
144 Modifications necessary for functional gdb interface chris 8449d 21h /or1k/tags/rel_24/
143 Modifications necessary to work with JTAG or1ksim simulator chris 8449d 21h /or1k/tags/rel_24/
142 Modifications for a functional gdb environment chris 8449d 21h /or1k/tags/rel_24/
141 Added l_trap() chris 8449d 21h /or1k/tags/rel_24/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.