OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_24/] - Rev 26

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 Clean up. lampret 8837d 16h /or1k/tags/rel_24/
25 Bug fix in handling labels when loading code into simulator memory. lampret 8837d 16h /or1k/tags/rel_24/
24 Static branch prediction added. lampret 8837d 16h /or1k/tags/rel_24/
23 Common OR1K backend for OR32 and OR16. lampret 8837d 16h /or1k/tags/rel_24/
22 More modifications related to or16. lampret 8839d 22h /or1k/tags/rel_24/
21 More modifications related to or16. cmchen 8839d 22h /or1k/tags/rel_24/
20 or1k renamed to or32. lampret 8840d 11h /or1k/tags/rel_24/
19 Added or16, or1k renamed to or32. lampret 8840d 11h /or1k/tags/rel_24/
18 or16 added, or1k renamed to or32. lampret 8840d 11h /or1k/tags/rel_24/
17 Re-generated. jrydberg 8863d 08h /or1k/tags/rel_24/
16 Add support for systems without readline. To use GNU readline library,
use the `--enable-readline' option to the configure script.		 jrydberg 8863d 08h /or1k/tags/rel_24/
15 Initial revision. jrydberg 8899d 22h /or1k/tags/rel_24/
14 First import. lampret 8900d 01h /or1k/tags/rel_24/
13 Rebuild of the generated files. jrydberg 8901d 03h /or1k/tags/rel_24/
12 Added information to the section about how to configure and compile
the package.		 jrydberg 8901d 03h /or1k/tags/rel_24/
11 Rebuild from configure.in. jrydberg 8901d 03h /or1k/tags/rel_24/
10 Support for both architectures. Specify architecture with the
--target option.		 jrydberg 8901d 03h /or1k/tags/rel_24/
9 Added support for OpenRISC 100 and DLX. jrydberg 8901d 03h /or1k/tags/rel_24/
8 Initial revision. jrydberg 8901d 04h /or1k/tags/rel_24/
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8901d 04h /or1k/tags/rel_24/
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8901d 22h /or1k/tags/rel_24/
5 Data and instruction cache simulation added. lampret 8901d 22h /or1k/tags/rel_24/
4 no message lampret 8952d 02h /or1k/tags/rel_24/
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.		 cvs 9027d 15h /or1k/tags/rel_24/
1 Standard project directories initialized by cvs2svn. 9027d 15h /or1k/tags/rel_24/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.