OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_25/] [or1200/] - Rev 1129

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7794d 12h /or1k/tags/rel_25/or1200/
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7869d 10h /or1k/tags/rel_25/or1200/
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7914d 04h /or1k/tags/rel_25/or1200/
1083 SB mem width fixed. simons 7945d 23h /or1k/tags/rel_25/or1200/
1079 RAMs wrong connected to the BIST scan chain. mohor 7954d 21h /or1k/tags/rel_25/or1200/
1078 Previous check-in was done by mistake. mohor 7954d 22h /or1k/tags/rel_25/or1200/
1077 Signal scanb_sen renamed to scanb_en. mohor 7954d 22h /or1k/tags/rel_25/or1200/
1069 Signal scanb_eni renamed to scanb_en mohor 7958d 15h /or1k/tags/rel_25/or1200/
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7965d 17h /or1k/tags/rel_25/or1200/
1055 Removed obsolete comment. lampret 7997d 10h /or1k/tags/rel_25/or1200/
1054 Fixed a combinational loop. lampret 7997d 10h /or1k/tags/rel_25/or1200/
1053 Disabled cache inhibit atttribute. lampret 7997d 10h /or1k/tags/rel_25/or1200/
1040 Updated the script. lampret 8004d 16h /or1k/tags/rel_25/or1200/
1039 Added linter directory. lampret 8004d 16h /or1k/tags/rel_25/or1200/
1038 Fixed a typo, reported by Taylor Su. lampret 8004d 18h /or1k/tags/rel_25/or1200/
1037 First import of the new synopsys DC scripts. lampret 8004d 18h /or1k/tags/rel_25/or1200/
1036 Removed old synthesis scripts. lampret 8004d 18h /or1k/tags/rel_25/or1200/
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 8005d 07h /or1k/tags/rel_25/or1200/
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 8005d 18h /or1k/tags/rel_25/or1200/
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 8006d 07h /or1k/tags/rel_25/or1200/
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 8009d 12h /or1k/tags/rel_25/or1200/
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 8009d 15h /or1k/tags/rel_25/or1200/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 8016d 11h /or1k/tags/rel_25/or1200/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 8022d 11h /or1k/tags/rel_25/or1200/
993 Fixed IMMU bug. lampret 8022d 11h /or1k/tags/rel_25/or1200/
984 Disable SB until it is tested lampret 8025d 15h /or1k/tags/rel_25/or1200/
977 Added store buffer. lampret 8025d 17h /or1k/tags/rel_25/or1200/
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8029d 07h /or1k/tags/rel_25/or1200/
960 Directory cleanup. lampret 8029d 07h /or1k/tags/rel_25/or1200/
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 8030d 07h /or1k/tags/rel_25/or1200/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.