OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_25/] [or1200/] - Rev 360

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
360 Added OR1200_REGISTERED_INPUTS. lampret 8298d 10h /or1k/tags/rel_25/or1200/
359 Added optional sampling of inputs. lampret 8298d 10h /or1k/tags/rel_25/or1200/
358 Fixed virtual silicon single-port rams instantiation. lampret 8298d 10h /or1k/tags/rel_25/or1200/
357 Fixed dbg_is_o assignment width. lampret 8298d 10h /or1k/tags/rel_25/or1200/
356 Break point bug fixed simons 8298d 12h /or1k/tags/rel_25/or1200/
354 Fixed width of du_except. lampret 8299d 06h /or1k/tags/rel_25/or1200/
353 Cashes disabled. simons 8299d 17h /or1k/tags/rel_25/or1200/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8300d 20h /or1k/tags/rel_25/or1200/
351 Fixed some l.trap typos. lampret 8300d 21h /or1k/tags/rel_25/or1200/
350 For GDB changed single stepping and disabled trap exception. lampret 8300d 23h /or1k/tags/rel_25/or1200/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8305d 21h /or1k/tags/rel_25/or1200/
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8305d 21h /or1k/tags/rel_25/or1200/
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8307d 05h /or1k/tags/rel_25/or1200/
316 Fixed exceptions. lampret 8309d 03h /or1k/tags/rel_25/or1200/
271 Added missing endif lampret 8313d 16h /or1k/tags/rel_25/or1200/
265 Modified virtual silicon instantiations. lampret 8316d 12h /or1k/tags/rel_25/or1200/
220 Fixed parameters in generic sprams. lampret 8327d 12h /or1k/tags/rel_25/or1200/
219 Fixed sensitivity list. lampret 8328d 13h /or1k/tags/rel_25/or1200/
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8328d 13h /or1k/tags/rel_25/or1200/
217 Fixed some synthesis warnings. Configured with caches and MMUs. lampret 8330d 08h /or1k/tags/rel_25/or1200/
216 No longer needed. lampret 8335d 18h /or1k/tags/rel_25/or1200/
215 MP3 version. lampret 8335d 18h /or1k/tags/rel_25/or1200/
210 Updated debug. More cleanup. Added MAC. lampret 8349d 03h /or1k/tags/rel_25/or1200/
209 Update debug. lampret 8351d 08h /or1k/tags/rel_25/or1200/
205 Adding debug capabilities. Half done. lampret 8357d 02h /or1k/tags/rel_25/or1200/
203 Updated from xess branch. lampret 8361d 07h /or1k/tags/rel_25/or1200/
180 Updated debug. lampret 8374d 06h /or1k/tags/rel_25/or1200/
179 Sim run script lampret 8393d 23h /or1k/tags/rel_25/or1200/
178 Some test code lampret 8393d 23h /or1k/tags/rel_25/or1200/
177 Improved wb_sram model lampret 8393d 23h /or1k/tags/rel_25/or1200/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.