OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_25/] [or1200/] [rtl/] - Rev 1035

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7979d 19h /or1k/tags/rel_25/or1200/rtl/
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 7980d 06h /or1k/tags/rel_25/or1200/rtl/
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 7980d 19h /or1k/tags/rel_25/or1200/rtl/
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 7984d 00h /or1k/tags/rel_25/or1200/rtl/
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7984d 02h /or1k/tags/rel_25/or1200/rtl/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7990d 23h /or1k/tags/rel_25/or1200/rtl/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7996d 23h /or1k/tags/rel_25/or1200/rtl/
993 Fixed IMMU bug. lampret 7996d 23h /or1k/tags/rel_25/or1200/rtl/
984 Disable SB until it is tested lampret 8000d 03h /or1k/tags/rel_25/or1200/rtl/
977 Added store buffer. lampret 8000d 05h /or1k/tags/rel_25/or1200/rtl/
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8003d 19h /or1k/tags/rel_25/or1200/rtl/
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 8004d 19h /or1k/tags/rel_25/or1200/rtl/
944 Added OR1200_WB_RETRY. Moved WB registered outsputs / samples inputs into lower section. lampret 8006d 19h /or1k/tags/rel_25/or1200/rtl/
943 Added optional retry counter for wb_rty_i. Added graceful termination for aborted transfers. lampret 8006d 19h /or1k/tags/rel_25/or1200/rtl/
942 Delayed external access at page crossing. lampret 8006d 19h /or1k/tags/rel_25/or1200/rtl/
916 MAC now follows software convention (signed multiply instead of unsigned). lampret 8018d 23h /or1k/tags/rel_25/or1200/rtl/
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8035d 03h /or1k/tags/rel_25/or1200/rtl/
871 Generic flip-flop based memory macro for register file. lampret 8071d 09h /or1k/tags/rel_25/or1200/rtl/
870 Added defines for enabling generic FF based memory macro for register file. lampret 8071d 09h /or1k/tags/rel_25/or1200/rtl/
869 Added generic flip-flop based memory macro instantiation. lampret 8071d 09h /or1k/tags/rel_25/or1200/rtl/
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8142d 08h /or1k/tags/rel_25/or1200/rtl/
794 Added again just recently removed full_case directive lampret 8142d 08h /or1k/tags/rel_25/or1200/rtl/
791 Fixed some ports in instnatiations that were removed from the modules lampret 8142d 08h /or1k/tags/rel_25/or1200/rtl/
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8142d 09h /or1k/tags/rel_25/or1200/rtl/
788 Some of the warnings fixed. lampret 8142d 10h /or1k/tags/rel_25/or1200/rtl/
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8143d 06h /or1k/tags/rel_25/or1200/rtl/
777 Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2 lampret 8143d 06h /or1k/tags/rel_25/or1200/rtl/
776 Updated defines. lampret 8143d 06h /or1k/tags/rel_25/or1200/rtl/
775 Optimized cache controller FSM. lampret 8143d 06h /or1k/tags/rel_25/or1200/rtl/
774 Removed old files. lampret 8143d 06h /or1k/tags/rel_25/or1200/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.