OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] [or1200/] [rtl/] - Rev 1175

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1175 Added three missing wire declarations. No functional changes. lampret 7696d 22h /or1k/tags/rel_26/or1200/rtl/
1172 Added embedded memory QMEM. lampret 7699d 07h /or1k/tags/rel_26/or1200/rtl/
1171 Added embedded memory QMEM. lampret 7699d 08h /or1k/tags/rel_26/or1200/rtl/
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7731d 20h /or1k/tags/rel_26/or1200/rtl/
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7731d 20h /or1k/tags/rel_26/or1200/rtl/
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7774d 23h /or1k/tags/rel_26/or1200/rtl/
1155 No functional change. Only added customization for exception vectors. lampret 7778d 01h /or1k/tags/rel_26/or1200/rtl/
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7791d 02h /or1k/tags/rel_26/or1200/rtl/
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7791d 02h /or1k/tags/rel_26/or1200/rtl/
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7791d 22h /or1k/tags/rel_26/or1200/rtl/
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7791d 22h /or1k/tags/rel_26/or1200/rtl/
1130 RFRAM type always need to be defined. lampret 7791d 22h /or1k/tags/rel_26/or1200/rtl/
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7791d 22h /or1k/tags/rel_26/or1200/rtl/
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7866d 20h /or1k/tags/rel_26/or1200/rtl/
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7911d 14h /or1k/tags/rel_26/or1200/rtl/
1083 SB mem width fixed. simons 7943d 09h /or1k/tags/rel_26/or1200/rtl/
1079 RAMs wrong connected to the BIST scan chain. mohor 7952d 07h /or1k/tags/rel_26/or1200/rtl/
1078 Previous check-in was done by mistake. mohor 7952d 08h /or1k/tags/rel_26/or1200/rtl/
1077 Signal scanb_sen renamed to scanb_en. mohor 7952d 08h /or1k/tags/rel_26/or1200/rtl/
1069 Signal scanb_eni renamed to scanb_en mohor 7956d 01h /or1k/tags/rel_26/or1200/rtl/
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7963d 03h /or1k/tags/rel_26/or1200/rtl/
1055 Removed obsolete comment. lampret 7994d 20h /or1k/tags/rel_26/or1200/rtl/
1054 Fixed a combinational loop. lampret 7994d 20h /or1k/tags/rel_26/or1200/rtl/
1053 Disabled cache inhibit atttribute. lampret 7994d 20h /or1k/tags/rel_26/or1200/rtl/
1038 Fixed a typo, reported by Taylor Su. lampret 8002d 04h /or1k/tags/rel_26/or1200/rtl/
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 8002d 17h /or1k/tags/rel_26/or1200/rtl/
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 8003d 04h /or1k/tags/rel_26/or1200/rtl/
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 8003d 17h /or1k/tags/rel_26/or1200/rtl/
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 8006d 22h /or1k/tags/rel_26/or1200/rtl/
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 8007d 01h /or1k/tags/rel_26/or1200/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.