OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_27/] - Rev 1228

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7471d 07h /or1k/tags/rel_27/
1223 first import dries 7479d 05h /or1k/tags/rel_27/
1222 cfmakeraw is not avaliable on cygwin phoenix 7480d 14h /or1k/tags/rel_27/
1218 segfault when there is no memory context fix phoenix 7504d 15h /or1k/tags/rel_27/
1211 New wb_biu for iwb interface. lampret 7512d 16h /or1k/tags/rel_27/
1208 Added useless signal genpc_stop_refetch. lampret 7512d 16h /or1k/tags/rel_27/
1207 Static exception prefix. lampret 7512d 16h /or1k/tags/rel_27/
1205 fix for gdb_debug config phoenix 7519d 01h /or1k/tags/rel_27/
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7536d 12h /or1k/tags/rel_27/
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7536d 12h /or1k/tags/rel_27/
1202 at exception print insn number to ease debugging phoenix 7536d 13h /or1k/tags/rel_27/
1200 mbist signals updated according to newest convention markom 7561d 08h /or1k/tags/rel_27/
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7565d 09h /or1k/tags/rel_27/
1198 make it compile on RH 8,9 phoenix 7591d 00h /or1k/tags/rel_27/
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7596d 04h /or1k/tags/rel_27/
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7596d 06h /or1k/tags/rel_27/
1195 made the project file a little bit more universal dries 7596d 07h /or1k/tags/rel_27/
1194 correct all the syntax errors dries 7596d 07h /or1k/tags/rel_27/
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7596d 07h /or1k/tags/rel_27/
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7596d 09h /or1k/tags/rel_27/
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7596d 09h /or1k/tags/rel_27/
1188 Added support for rams with byte write access. simons 7612d 07h /or1k/tags/rel_27/
1186 Added support for rams with byte write access. simons 7613d 06h /or1k/tags/rel_27/
1184 Scan signals mess fixed. simons 7619d 23h /or1k/tags/rel_27/
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7624d 15h /or1k/tags/rel_27/
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7624d 17h /or1k/tags/rel_27/
1179 BIST interface added for Artisan memory instances. simons 7628d 03h /or1k/tags/rel_27/
1178 avoid another immu exception that should not happen phoenix 7657d 14h /or1k/tags/rel_27/
1177 more informative output phoenix 7658d 21h /or1k/tags/rel_27/
1176 Added comments. damonb 7659d 12h /or1k/tags/rel_27/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.