OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_28/] [or1200/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5567d 09h /or1k/tags/rel_28/or1200/
1294 This commit was manufactured by cvs2svn to create tag 'rel_28'. 7303d 13h /or1k/tags/rel_28/or1200/
1293 Non-functional changes. Coding style fixes. lampret 7303d 13h /or1k/tags/rel_28/or1200/
1292 GPR0 hardwired to zero. lampret 7303d 13h /or1k/tags/rel_28/or1200/
1291 Changed behavior of the simulation generic models lampret 7303d 13h /or1k/tags/rel_28/or1200/
1288 By default l.cust5 insns are disabled lampret 7333d 11h /or1k/tags/rel_28/or1200/
1284 Added some l.cust5 custom instructions as example lampret 7333d 12h /or1k/tags/rel_28/or1200/
1273 Add support for 512B instruction cache. simont 7364d 20h /or1k/tags/rel_28/or1200/
1268 Merged branch_qmem into main tree. lampret 7367d 23h /or1k/tags/rel_28/or1200/
1267 Merged branch_qmem into main tree. lampret 7367d 23h /or1k/tags/rel_28/or1200/
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7448d 22h /or1k/tags/rel_28/or1200/
1211 New wb_biu for iwb interface. lampret 7490d 07h /or1k/tags/rel_28/or1200/
1208 Added useless signal genpc_stop_refetch. lampret 7490d 07h /or1k/tags/rel_28/or1200/
1207 Static exception prefix. lampret 7490d 07h /or1k/tags/rel_28/or1200/
1200 mbist signals updated according to newest convention markom 7538d 23h /or1k/tags/rel_28/or1200/
1194 correct all the syntax errors dries 7573d 22h /or1k/tags/rel_28/or1200/
1188 Added support for rams with byte write access. simons 7589d 23h /or1k/tags/rel_28/or1200/
1186 Added support for rams with byte write access. simons 7590d 22h /or1k/tags/rel_28/or1200/
1184 Scan signals mess fixed. simons 7597d 15h /or1k/tags/rel_28/or1200/
1179 BIST interface added for Artisan memory instances. simons 7605d 18h /or1k/tags/rel_28/or1200/
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7672d 05h /or1k/tags/rel_28/or1200/
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7715d 07h /or1k/tags/rel_28/or1200/
1155 No functional change. Only added customization for exception vectors. lampret 7718d 09h /or1k/tags/rel_28/or1200/
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7731d 10h /or1k/tags/rel_28/or1200/
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7731d 11h /or1k/tags/rel_28/or1200/
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7732d 06h /or1k/tags/rel_28/or1200/
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7732d 06h /or1k/tags/rel_28/or1200/
1130 RFRAM type always need to be defined. lampret 7732d 06h /or1k/tags/rel_28/or1200/
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7732d 06h /or1k/tags/rel_28/or1200/
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7807d 04h /or1k/tags/rel_28/or1200/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.