OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_29/] [or1200/] [rtl/] - Rev 1337

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1337 du_hwbkpt disabled when debug unit not implemented andreje 7123d 12h /or1k/tags/rel_29/or1200/rtl/
1336 sign/zero extension for l.sfxxi instructions corrected andreje 7123d 12h /or1k/tags/rel_29/or1200/rtl/
1335 flag for l.cmov instruction added andreje 7123d 12h /or1k/tags/rel_29/or1200/rtl/
1334 l.ff1 and l.cmov instructions added andreje 7123d 13h /or1k/tags/rel_29/or1200/rtl/
1293 Non-functional changes. Coding style fixes. lampret 7336d 04h /or1k/tags/rel_29/or1200/rtl/
1292 GPR0 hardwired to zero. lampret 7336d 04h /or1k/tags/rel_29/or1200/rtl/
1291 Changed behavior of the simulation generic models lampret 7336d 04h /or1k/tags/rel_29/or1200/rtl/
1288 By default l.cust5 insns are disabled lampret 7366d 02h /or1k/tags/rel_29/or1200/rtl/
1284 Added some l.cust5 custom instructions as example lampret 7366d 02h /or1k/tags/rel_29/or1200/rtl/
1273 Add support for 512B instruction cache. simont 7397d 11h /or1k/tags/rel_29/or1200/rtl/
1268 Merged branch_qmem into main tree. lampret 7400d 13h /or1k/tags/rel_29/or1200/rtl/
1267 Merged branch_qmem into main tree. lampret 7400d 13h /or1k/tags/rel_29/or1200/rtl/
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7481d 13h /or1k/tags/rel_29/or1200/rtl/
1211 New wb_biu for iwb interface. lampret 7522d 22h /or1k/tags/rel_29/or1200/rtl/
1208 Added useless signal genpc_stop_refetch. lampret 7522d 22h /or1k/tags/rel_29/or1200/rtl/
1207 Static exception prefix. lampret 7522d 22h /or1k/tags/rel_29/or1200/rtl/
1200 mbist signals updated according to newest convention markom 7571d 14h /or1k/tags/rel_29/or1200/rtl/
1194 correct all the syntax errors dries 7606d 13h /or1k/tags/rel_29/or1200/rtl/
1188 Added support for rams with byte write access. simons 7622d 13h /or1k/tags/rel_29/or1200/rtl/
1186 Added support for rams with byte write access. simons 7623d 12h /or1k/tags/rel_29/or1200/rtl/
1184 Scan signals mess fixed. simons 7630d 05h /or1k/tags/rel_29/or1200/rtl/
1179 BIST interface added for Artisan memory instances. simons 7638d 08h /or1k/tags/rel_29/or1200/rtl/
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7704d 19h /or1k/tags/rel_29/or1200/rtl/
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7747d 22h /or1k/tags/rel_29/or1200/rtl/
1155 No functional change. Only added customization for exception vectors. lampret 7751d 00h /or1k/tags/rel_29/or1200/rtl/
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7764d 01h /or1k/tags/rel_29/or1200/rtl/
1139 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description. lampret 7764d 01h /or1k/tags/rel_29/or1200/rtl/
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7764d 20h /or1k/tags/rel_29/or1200/rtl/
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7764d 21h /or1k/tags/rel_29/or1200/rtl/
1130 RFRAM type always need to be defined. lampret 7764d 21h /or1k/tags/rel_29/or1200/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.