OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_4/] - Rev 1780

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5565d 01h /or1k/tags/rel_4/
1012 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7951d 22h /tags/rel_4/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7951d 22h /trunk/
1010 Import ivang 7956d 01h /trunk/
1009 Import ivang 7956d 02h /trunk/
1008 Import ivang 7956d 02h /trunk/
1007 Import ivang 7956d 02h /trunk/
1006 Import ivang 7956d 03h /trunk/
1005 Import ivang 7956d 03h /trunk/
1004 Now every ramdisk image should have init program. simons 7956d 11h /trunk/
1003 cuc temporary files are deleted upon exiting markom 7956d 11h /trunk/
1002 Now every ramdisk image should have init program. simons 7956d 11h /trunk/
1001 fixed load/store state machine verilog generation errors markom 7956d 11h /trunk/
1000 IC/DC cache enable routines fixed. simons 7956d 12h /trunk/
999 Now every ramdisk image should have init program. simons 7956d 13h /trunk/
998 added missing fout initialization markom 7956d 14h /trunk/
997 PRINTF should be used instead of printf; command redirection repaired markom 7956d 15h /trunk/
996 some minor bugs fixed markom 7957d 14h /trunk/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7957d 22h /trunk/
993 Fixed IMMU bug. lampret 7957d 22h /trunk/
992 A bug when cache enabled and bus error comes fixed. simons 7958d 07h /trunk/
991 Different memory controller. simons 7958d 07h /trunk/
990 Test is now complete. simons 7958d 07h /trunk/
989 c++ is making problems so, for now, it is excluded. simons 7959d 15h /trunk/
988 ORP architecture supported. simons 7960d 06h /trunk/
987 ORP architecture supported. simons 7960d 14h /trunk/
986 outputs out of function are not registered anymore markom 7960d 14h /trunk/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 7961d 02h /trunk/
984 Disable SB until it is tested lampret 7961d 02h /trunk/
983 First checkin lampret 7961d 04h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.