OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_4/] - Rev 972

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
972 Interrupt suorces fixed. simons 8000d 03h /or1k/tags/rel_4/
971 Now even keyboard test passes. simons 8000d 06h /or1k/tags/rel_4/
970 Testbench is now running on ORP architecture platform. simons 8000d 19h /or1k/tags/rel_4/
969 Checking in except directory. lampret 8001d 10h /or1k/tags/rel_4/
968 Checking in utils directory. lampret 8001d 10h /or1k/tags/rel_4/
967 Checking in mul directory. lampret 8001d 10h /or1k/tags/rel_4/
966 Checking in cbasic directory. lampret 8001d 10h /or1k/tags/rel_4/
965 Checking in basic directory. lampret 8001d 10h /or1k/tags/rel_4/
964 Checking in support directory. lampret 8001d 10h /or1k/tags/rel_4/
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8001d 10h /or1k/tags/rel_4/
961 uart16550 RTL files renamed/added/removed. lampret 8001d 10h /or1k/tags/rel_4/
960 Directory cleanup. lampret 8001d 11h /or1k/tags/rel_4/
959 Fixed size of generic flash/sram to exactly 2MB lampret 8002d 10h /or1k/tags/rel_4/
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 8002d 10h /or1k/tags/rel_4/
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 8002d 20h /or1k/tags/rel_4/
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 8003d 00h /or1k/tags/rel_4/
955 typos and grammar fixed markom 8004d 01h /or1k/tags/rel_4/
954 some debugging code cleanup markom 8004d 05h /or1k/tags/rel_4/
953 burst detection for bytes & halfwords added markom 8004d 05h /or1k/tags/rel_4/
952 Added or1200_monitor top. lampret 8004d 11h /or1k/tags/rel_4/
951 Updated file names lampret 8004d 11h /or1k/tags/rel_4/
950 Removed nop.log. Added general.log and lookup.log. In the middle of moving test cases. lampret 8004d 11h /or1k/tags/rel_4/
949 Added more WISHBONE protocol checks. Removed nop.log. Added general.log and lookup.log. lampret 8004d 11h /or1k/tags/rel_4/
948 Fixed reference name lampret 8004d 11h /or1k/tags/rel_4/
947 rty_i are unused - tied to zero. lampret 8004d 11h /or1k/tags/rel_4/
946 Added SRAM_GENERIC lampret 8004d 11h /or1k/tags/rel_4/
945 Changed logic when FLASH_GENERIC_REGISTERED lampret 8004d 11h /or1k/tags/rel_4/
944 Added OR1200_WB_RETRY. Moved WB registered outsputs / samples inputs into lower section. lampret 8004d 11h /or1k/tags/rel_4/
943 Added optional retry counter for wb_rty_i. Added graceful termination for aborted transfers. lampret 8004d 11h /or1k/tags/rel_4/
942 Delayed external access at page crossing. lampret 8004d 11h /or1k/tags/rel_4/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.