OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_5/] - Rev 890

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
890 Ethernet RXD pins were not positioned correctly. mohor 8098d 23h /or1k/tags/rel_5/
889 Modified Ethernet model. ivang 8099d 04h /or1k/tags/rel_5/
888 LCD 320x240 configuration added. simons 8099d 21h /or1k/tags/rel_5/
887 Some additional instructions fixes. simons 8100d 07h /or1k/tags/rel_5/
886 MMU registers reserved fields protected from writing. simons 8101d 06h /or1k/tags/rel_5/
885 Some incorrect instructions fixed. simons 8101d 09h /or1k/tags/rel_5/
884 code cleaning - a lot of global variables moved to runtime struct markom 8101d 12h /or1k/tags/rel_5/
883 cuc updated, cuc prompt parsing; CSM analysis markom 8102d 07h /or1k/tags/rel_5/
882 Routine for adjusting read and write delay for devices added. simons 8104d 10h /or1k/tags/rel_5/
881 Normally uart rx and tx files should be in the current folder. mohor 8105d 02h /or1k/tags/rel_5/
880 Library should not be erased during clean. mohor 8105d 03h /or1k/tags/rel_5/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8107d 06h /or1k/tags/rel_5/
878 first release of atabug rherveille 8108d 23h /or1k/tags/rel_5/
877 ata beta release rherveille 8108d 23h /or1k/tags/rel_5/
876 Beta release of ATA simulation rherveille 8109d 00h /or1k/tags/rel_5/
875 libgcc is moved here to avoid the mess with the folders. simons 8109d 12h /or1k/tags/rel_5/
874 Command for displaying trace buffer added. simons 8117d 06h /or1k/tags/rel_5/
873 There is a problem with CRC generation, it has to be fixed in the future. simons 8128d 12h /or1k/tags/rel_5/
872 Touch screen test added. simons 8132d 12h /or1k/tags/rel_5/
871 Generic flip-flop based memory macro for register file. lampret 8133d 06h /or1k/tags/rel_5/
870 Added defines for enabling generic FF based memory macro for register file. lampret 8133d 06h /or1k/tags/rel_5/
869 Added generic flip-flop based memory macro instantiation. lampret 8133d 06h /or1k/tags/rel_5/
868 help added for mprofiler and profiler commands markom 8136d 16h /or1k/tags/rel_5/
867 ifdefs changed to ifs, to exclude ethernet_i header file markom 8138d 16h /or1k/tags/rel_5/
866 after make headers markom 8142d 12h /or1k/tags/rel_5/
865 true flase bug fixed markom 8144d 06h /or1k/tags/rel_5/
864 Change the order of biulding tools. simons 8145d 05h /or1k/tags/rel_5/
863 Some additional changes for RAM version. simons 8146d 04h /or1k/tags/rel_5/
862 Support for compressed kernel image added. simons 8146d 04h /or1k/tags/rel_5/
860 Added delayr and delayw variable initialization (default value 1) ivang 8149d 00h /or1k/tags/rel_5/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.