OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_5/] [or1200/] - Rev 791

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
791 Fixed some ports in instnatiations that were removed from the modules lampret 8125d 05h /or1k/tags/rel_5/or1200/
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8125d 05h /or1k/tags/rel_5/or1200/
788 Some of the warnings fixed. lampret 8125d 06h /or1k/tags/rel_5/or1200/
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8126d 02h /or1k/tags/rel_5/or1200/
777 Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2 lampret 8126d 02h /or1k/tags/rel_5/or1200/
776 Updated defines. lampret 8126d 02h /or1k/tags/rel_5/or1200/
775 Optimized cache controller FSM. lampret 8126d 02h /or1k/tags/rel_5/or1200/
774 Removed old files. lampret 8126d 03h /or1k/tags/rel_5/or1200/
737 Added alternative for critical path in DU. lampret 8140d 21h /or1k/tags/rel_5/or1200/
736 Changed generation of SPR address. Now it is ORed from base and offset instead of a sum. lampret 8143d 20h /or1k/tags/rel_5/or1200/
735 Fixed async loop. Changed multiplier type for ASIC. lampret 8143d 20h /or1k/tags/rel_5/or1200/
668 Lapsus fixed. simons 8168d 06h /or1k/tags/rel_5/or1200/
663 No longer using async rst as sync reset for the counter. lampret 8170d 20h /or1k/tags/rel_5/or1200/
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8171d 17h /or1k/tags/rel_5/or1200/
636 Fixed combinational loops. lampret 8181d 01h /or1k/tags/rel_5/or1200/
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8185d 20h /or1k/tags/rel_5/or1200/
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8190d 14h /or1k/tags/rel_5/or1200/
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8194d 07h /or1k/tags/rel_5/or1200/
596 SR[TEE] should be zero after reset. lampret 8194d 12h /or1k/tags/rel_5/or1200/
595 Fixed 'the NPC single-step fix'. lampret 8195d 07h /or1k/tags/rel_5/or1200/
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8195d 14h /or1k/tags/rel_5/or1200/
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8198d 15h /or1k/tags/rel_5/or1200/
571 Changed alignment exception EPCR. Not tested yet. lampret 8199d 00h /or1k/tags/rel_5/or1200/
570 Fixed order of syscall and range exceptions. lampret 8199d 02h /or1k/tags/rel_5/or1200/
569 Default ASIC configuration does not sample WB inputs. lampret 8199d 12h /or1k/tags/rel_5/or1200/
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8199d 15h /or1k/tags/rel_5/or1200/
536 Fixed typo. OR1200_REGISTERED_OUTPUTS was not defined. Should be. lampret 8205d 21h /or1k/tags/rel_5/or1200/
512 Uncommented OR1200_REGISTERED_OUTPUTS for FPGA target. lampret 8210d 00h /or1k/tags/rel_5/or1200/
504 New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs. lampret 8210d 13h /or1k/tags/rel_5/or1200/
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8240d 16h /or1k/tags/rel_5/or1200/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.