OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_6/] [or1200/] - Rev 1063

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7925d 19h /or1k/tags/rel_6/or1200/
1055 Removed obsolete comment. lampret 7957d 12h /or1k/tags/rel_6/or1200/
1054 Fixed a combinational loop. lampret 7957d 12h /or1k/tags/rel_6/or1200/
1053 Disabled cache inhibit atttribute. lampret 7957d 12h /or1k/tags/rel_6/or1200/
1040 Updated the script. lampret 7964d 18h /or1k/tags/rel_6/or1200/
1039 Added linter directory. lampret 7964d 18h /or1k/tags/rel_6/or1200/
1038 Fixed a typo, reported by Taylor Su. lampret 7964d 20h /or1k/tags/rel_6/or1200/
1037 First import of the new synopsys DC scripts. lampret 7964d 21h /or1k/tags/rel_6/or1200/
1036 Removed old synthesis scripts. lampret 7964d 21h /or1k/tags/rel_6/or1200/
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7965d 10h /or1k/tags/rel_6/or1200/
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 7965d 20h /or1k/tags/rel_6/or1200/
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 7966d 10h /or1k/tags/rel_6/or1200/
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 7969d 15h /or1k/tags/rel_6/or1200/
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7969d 17h /or1k/tags/rel_6/or1200/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7976d 14h /or1k/tags/rel_6/or1200/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7982d 13h /or1k/tags/rel_6/or1200/
993 Fixed IMMU bug. lampret 7982d 13h /or1k/tags/rel_6/or1200/
984 Disable SB until it is tested lampret 7985d 17h /or1k/tags/rel_6/or1200/
977 Added store buffer. lampret 7985d 20h /or1k/tags/rel_6/or1200/
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 7989d 09h /or1k/tags/rel_6/or1200/
960 Directory cleanup. lampret 7989d 10h /or1k/tags/rel_6/or1200/
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 7990d 09h /or1k/tags/rel_6/or1200/
944 Added OR1200_WB_RETRY. Moved WB registered outsputs / samples inputs into lower section. lampret 7992d 10h /or1k/tags/rel_6/or1200/
943 Added optional retry counter for wb_rty_i. Added graceful termination for aborted transfers. lampret 7992d 10h /or1k/tags/rel_6/or1200/
942 Delayed external access at page crossing. lampret 7992d 10h /or1k/tags/rel_6/or1200/
916 MAC now follows software convention (signed multiply instead of unsigned). lampret 8004d 13h /or1k/tags/rel_6/or1200/
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8020d 17h /or1k/tags/rel_6/or1200/
871 Generic flip-flop based memory macro for register file. lampret 8056d 23h /or1k/tags/rel_6/or1200/
870 Added defines for enabling generic FF based memory macro for register file. lampret 8056d 23h /or1k/tags/rel_6/or1200/
869 Added generic flip-flop based memory macro instantiation. lampret 8056d 23h /or1k/tags/rel_6/or1200/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.