OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_9/] - Rev 1030

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1030 Ethernet configured for 10Mbps. simons 7981d 20h /or1k/tags/rel_9/
1029 Typing error fixed. simons 7981d 20h /or1k/tags/rel_9/
1028 Import. ivang 7981d 20h /or1k/tags/rel_9/
1027 PRINTF/printf mess fixed. simons 7982d 05h /or1k/tags/rel_9/
1026 rtems-20020807 import ivang 7982d 14h /or1k/tags/rel_9/
1025 PRINTF/printf mess fixed. simons 7982d 18h /or1k/tags/rel_9/
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7983d 02h /or1k/tags/rel_9/
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 7983d 13h /or1k/tags/rel_9/
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7983d 15h /or1k/tags/rel_9/
1021 *** empty log message *** rherveille 7987d 18h /or1k/tags/rel_9/
1020 Fixed several bugs
Working version, tested on Bender hardware		 rherveille 7987d 18h /or1k/tags/rel_9/
1019 fixed some bugs detected by Bender hardware rherveille 7987d 18h /or1k/tags/rel_9/
1018 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7988d 01h /or1k/tags/rel_9/
1017 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7988d 01h /or1k/tags/rel_9/
1016 64 bytes is the smallest packet size. simons 7988d 17h /or1k/tags/rel_9/
1015 Host type was not recognized. simons 7989d 03h /or1k/tags/rel_9/
1014 added _JBLEN definition for or1k ivang 7989d 17h /or1k/tags/rel_9/
1013 ORP architecture supported. simons 7989d 19h /or1k/tags/rel_9/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7990d 12h /or1k/tags/rel_9/
1010 Import ivang 7994d 15h /or1k/tags/rel_9/
1009 Import ivang 7994d 16h /or1k/tags/rel_9/
1008 Import ivang 7994d 16h /or1k/tags/rel_9/
1007 Import ivang 7994d 16h /or1k/tags/rel_9/
1006 Import ivang 7994d 16h /or1k/tags/rel_9/
1005 Import ivang 7994d 16h /or1k/tags/rel_9/
1004 Now every ramdisk image should have init program. simons 7995d 01h /or1k/tags/rel_9/
1003 cuc temporary files are deleted upon exiting markom 7995d 01h /or1k/tags/rel_9/
1002 Now every ramdisk image should have init program. simons 7995d 01h /or1k/tags/rel_9/
1001 fixed load/store state machine verilog generation errors markom 7995d 01h /or1k/tags/rel_9/
1000 IC/DC cache enable routines fixed. simons 7995d 01h /or1k/tags/rel_9/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.