OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_9/] - Rev 1109

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1109 Temp files should rather not be in the cvs repository. lampret 7881d 07h /or1k/tags/rel_9/
1108 Errors fixed. lampret 7881d 07h /or1k/tags/rel_9/
1107 Updatded and improved formatting. lampret 7881d 07h /or1k/tags/rel_9/
1106 Cache invalidate bug fixed again (it was ok before). simons 7915d 12h /or1k/tags/rel_9/
1105 Added WB b3 signals lampret 7916d 18h /or1k/tags/rel_9/
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7916d 19h /or1k/tags/rel_9/
1103 sync problem in cuc not yet fixed markom 7921d 13h /or1k/tags/rel_9/
1102 few cuc bug fixes markom 7921d 13h /or1k/tags/rel_9/
1101 cuc now compiles markom 7921d 16h /or1k/tags/rel_9/
1100 cvs problem fixed markom 7921d 16h /or1k/tags/rel_9/
1099 cvs bug fixed markom 7921d 16h /or1k/tags/rel_9/
1098 small bug in cuc fixed markom 7921d 16h /or1k/tags/rel_9/
1097 Cache invalidate bug fixed. simons 7922d 06h /or1k/tags/rel_9/
1096 An example of SW and RTL regression log because many people asked for. lampret 7928d 04h /or1k/tags/rel_9/
1095 eval_reg replaced with the new evalsim_reg32 lampret 7929d 00h /or1k/tags/rel_9/
1094 sys/time.h might not be available for or1k target lampret 7929d 01h /or1k/tags/rel_9/
1093 New UART rx/tx fiel settings (due to or1ksim upgrade) lampret 7929d 01h /or1k/tags/rel_9/
1092 Changed from or32-rtems toolchain to or32-uclinux. lampret 7929d 02h /or1k/tags/rel_9/
1091 Added mmu test. lampret 7929d 02h /or1k/tags/rel_9/
1090 Removed ic_invalidate lampret 7929d 02h /or1k/tags/rel_9/
1089 Added dhrystone 2.1 benchmark lampret 7929d 02h /or1k/tags/rel_9/
1088 Changed from or32-rtems toolchain to or32-uclinux. lampret 7929d 02h /or1k/tags/rel_9/
1087 Changed or32-rtems to or32-uclinux. lampret 7929d 02h /or1k/tags/rel_9/
1086 STACK_ARGS is getting obsolete and is only needed by simprintf, which needs it to be 0. lampret 7929d 02h /or1k/tags/rel_9/
1085 Bug fixed. simons 7934d 06h /or1k/tags/rel_9/
1083 SB mem width fixed. simons 7948d 14h /or1k/tags/rel_9/
1082 channels integration rprescott 7949d 02h /or1k/tags/rel_9/
1081 or32-uclinux tool chain have to be used to build the testbench. simons 7956d 18h /or1k/tags/rel_9/
1079 RAMs wrong connected to the BIST scan chain. mohor 7957d 11h /or1k/tags/rel_9/
1078 Previous check-in was done by mistake. mohor 7957d 12h /or1k/tags/rel_9/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.