OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_9/] - Rev 641

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8196d 16h /or1k/tags/rel_9/
640 Merge profiler and mprofiler with sim. ivang 8196d 18h /or1k/tags/rel_9/
639 MMU cache inhibit bit test added. simons 8199d 08h /or1k/tags/rel_9/
638 TLBTR CI bit is now working properly. simons 8199d 09h /or1k/tags/rel_9/
637 Updated file names. lampret 8199d 10h /or1k/tags/rel_9/
636 Fixed combinational loops. lampret 8199d 10h /or1k/tags/rel_9/
635 Fixed Makefile bug. ivang 8199d 12h /or1k/tags/rel_9/
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.		 ivang 8200d 13h /or1k/tags/rel_9/
633 Bug fix in command line parser. ivang 8200d 14h /or1k/tags/rel_9/
632 profiler and mprofiler merged into sim. ivang 8201d 09h /or1k/tags/rel_9/
631 Real cache access is simulated now. simons 8202d 07h /or1k/tags/rel_9/
630 some bug fixes in store buffer analysis markom 8202d 16h /or1k/tags/rel_9/
629 typo fixed markom 8202d 20h /or1k/tags/rel_9/
627 or32 restored markom 8202d 20h /or1k/tags/rel_9/
626 store buffer added markom 8202d 21h /or1k/tags/rel_9/
625 Bus error bug fixed. Cache routines added. simons 8203d 13h /or1k/tags/rel_9/
624 Added logging of writes/read to/from SPR registers. ivang 8203d 13h /or1k/tags/rel_9/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8203d 15h /or1k/tags/rel_9/
622 Cache test works on hardware. simons 8203d 18h /or1k/tags/rel_9/
621 Cache test works on hardware. simons 8203d 19h /or1k/tags/rel_9/
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8203d 19h /or1k/tags/rel_9/
619 all test pass, after newest changes markom 8203d 19h /or1k/tags/rel_9/
618 Fixed display of new 'void' nop insns. lampret 8204d 04h /or1k/tags/rel_9/
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8204d 04h /or1k/tags/rel_9/
616 flags test added markom 8206d 14h /or1k/tags/rel_9/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8206d 14h /or1k/tags/rel_9/
614 Changed to support new debug if. simons 8206d 22h /or1k/tags/rel_9/
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8207d 19h /or1k/tags/rel_9/
612 Tick timer period extended to meet real timing. simons 8207d 20h /or1k/tags/rel_9/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8208d 21h /or1k/tags/rel_9/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.