OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_9/] - Rev 642

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8225d 19h /or1k/tags/rel_9/
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8225d 19h /or1k/tags/rel_9/
640 Merge profiler and mprofiler with sim. ivang 8225d 20h /or1k/tags/rel_9/
639 MMU cache inhibit bit test added. simons 8228d 11h /or1k/tags/rel_9/
638 TLBTR CI bit is now working properly. simons 8228d 11h /or1k/tags/rel_9/
637 Updated file names. lampret 8228d 12h /or1k/tags/rel_9/
636 Fixed combinational loops. lampret 8228d 12h /or1k/tags/rel_9/
635 Fixed Makefile bug. ivang 8228d 14h /or1k/tags/rel_9/
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.
ivang 8229d 15h /or1k/tags/rel_9/
633 Bug fix in command line parser. ivang 8229d 16h /or1k/tags/rel_9/
632 profiler and mprofiler merged into sim. ivang 8230d 11h /or1k/tags/rel_9/
631 Real cache access is simulated now. simons 8231d 10h /or1k/tags/rel_9/
630 some bug fixes in store buffer analysis markom 8231d 19h /or1k/tags/rel_9/
629 typo fixed markom 8231d 22h /or1k/tags/rel_9/
627 or32 restored markom 8231d 23h /or1k/tags/rel_9/
626 store buffer added markom 8231d 23h /or1k/tags/rel_9/
625 Bus error bug fixed. Cache routines added. simons 8232d 15h /or1k/tags/rel_9/
624 Added logging of writes/read to/from SPR registers. ivang 8232d 16h /or1k/tags/rel_9/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8232d 17h /or1k/tags/rel_9/
622 Cache test works on hardware. simons 8232d 21h /or1k/tags/rel_9/
621 Cache test works on hardware. simons 8232d 22h /or1k/tags/rel_9/
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8232d 22h /or1k/tags/rel_9/
619 all test pass, after newest changes markom 8232d 22h /or1k/tags/rel_9/
618 Fixed display of new 'void' nop insns. lampret 8233d 07h /or1k/tags/rel_9/
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8233d 07h /or1k/tags/rel_9/
616 flags test added markom 8235d 17h /or1k/tags/rel_9/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8235d 17h /or1k/tags/rel_9/
614 Changed to support new debug if. simons 8236d 00h /or1k/tags/rel_9/
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8236d 21h /or1k/tags/rel_9/
612 Tick timer period extended to meet real timing. simons 8236d 22h /or1k/tags/rel_9/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.