OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable/] [or1200/] - Rev 392

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
392 This commit was manufactured by cvs2svn to create tag 'stable'. 8253d 19h /or1k/tags/stable/or1200/
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8253d 19h /or1k/tags/stable/or1200/
390 Changed instantiation name of VS RAMs. lampret 8253d 21h /or1k/tags/stable/or1200/
387 Now FPGA and ASIC target are separate. lampret 8253d 22h /or1k/tags/stable/or1200/
386 Fixed VS RAM instantiation - again. lampret 8253d 22h /or1k/tags/stable/or1200/
370 Program counter divided to PPC and NPC. simons 8257d 20h /or1k/tags/stable/or1200/
367 Changed DSR/DRR behavior and exception detection. lampret 8258d 09h /or1k/tags/stable/or1200/
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8259d 04h /or1k/tags/stable/or1200/
360 Added OR1200_REGISTERED_INPUTS. lampret 8260d 20h /or1k/tags/stable/or1200/
359 Added optional sampling of inputs. lampret 8260d 20h /or1k/tags/stable/or1200/
358 Fixed virtual silicon single-port rams instantiation. lampret 8260d 20h /or1k/tags/stable/or1200/
357 Fixed dbg_is_o assignment width. lampret 8260d 20h /or1k/tags/stable/or1200/
356 Break point bug fixed simons 8260d 23h /or1k/tags/stable/or1200/
354 Fixed width of du_except. lampret 8261d 17h /or1k/tags/stable/or1200/
353 Cashes disabled. simons 8262d 03h /or1k/tags/stable/or1200/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8263d 06h /or1k/tags/stable/or1200/
351 Fixed some l.trap typos. lampret 8263d 08h /or1k/tags/stable/or1200/
350 For GDB changed single stepping and disabled trap exception. lampret 8263d 09h /or1k/tags/stable/or1200/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8268d 08h /or1k/tags/stable/or1200/
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8268d 08h /or1k/tags/stable/or1200/
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8269d 16h /or1k/tags/stable/or1200/
316 Fixed exceptions. lampret 8271d 14h /or1k/tags/stable/or1200/
271 Added missing endif lampret 8276d 03h /or1k/tags/stable/or1200/
265 Modified virtual silicon instantiations. lampret 8278d 23h /or1k/tags/stable/or1200/
220 Fixed parameters in generic sprams. lampret 8289d 22h /or1k/tags/stable/or1200/
219 Fixed sensitivity list. lampret 8291d 00h /or1k/tags/stable/or1200/
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8291d 00h /or1k/tags/stable/or1200/
217 Fixed some synthesis warnings. Configured with caches and MMUs. lampret 8292d 18h /or1k/tags/stable/or1200/
216 No longer needed. lampret 8298d 05h /or1k/tags/stable/or1200/
215 MP3 version. lampret 8298d 05h /or1k/tags/stable/or1200/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.