OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] - Rev 175

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
175 Added new configure option --enable-impl=[default,mp3,bender],
which defines IMPL_impl.
It selects implementation specific environment. One should
#ifdef the code that is different than default.		 markom 8364d 06h /or1k/tags/stable_0_1_0/
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100		 markom 8364d 09h /or1k/tags/stable_0_1_0/
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)		 markom 8366d 12h /or1k/tags/stable_0_1_0/
172 Removing obsolete files. lampret 8367d 15h /or1k/tags/stable_0_1_0/
171 Added monitor.v and timescale.v lampret 8367d 15h /or1k/tags/stable_0_1_0/
170 Added cfg regs. Moved all defines into one defines.v file. More cleanup. lampret 8367d 15h /or1k/tags/stable_0_1_0/
169 Fixed memory cells. Moved monitor.h into monitor.v lampret 8367d 15h /or1k/tags/stable_0_1_0/
168 Major clean-up. lampret 8371d 05h /or1k/tags/stable_0_1_0/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8372d 04h /or1k/tags/stable_0_1_0/
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8389d 15h /or1k/tags/stable_0_1_0/
165 Added variable ack of WB transfers (see NODELAY_WBx). lampret 8389d 15h /or1k/tags/stable_0_1_0/
164 *** empty log message *** lampret 8391d 18h /or1k/tags/stable_0_1_0/
163 Forgot files.f file. lampret 8391d 18h /or1k/tags/stable_0_1_0/
162 Benches (under development). lampret 8391d 18h /or1k/tags/stable_0_1_0/
161 Development version of RTL. Libraries are missing. lampret 8391d 18h /or1k/tags/stable_0_1_0/
160 simulation script lampret 8391d 18h /or1k/tags/stable_0_1_0/
159 synthesis scripts lampret 8391d 18h /or1k/tags/stable_0_1_0/
158 Initial RTEMS import chris 8401d 09h /or1k/tags/stable_0_1_0/
157 Update simons 8408d 11h /or1k/tags/stable_0_1_0/
156 File moved to opcode. simons 8408d 11h /or1k/tags/stable_0_1_0/
155 Update simons 8408d 12h /or1k/tags/stable_0_1_0/
154 Updated for new runtime environment chris 8414d 11h /or1k/tags/stable_0_1_0/
153 Writes to SPR_PC are now enabled chris 8414d 12h /or1k/tags/stable_0_1_0/
152 Breakpoint exceptions from single step are not printed now. chris 8414d 12h /or1k/tags/stable_0_1_0/
151 Typo in the previous commit. Sorry. chris 8414d 12h /or1k/tags/stable_0_1_0/
150 Fixed some single stepping issues chris 8414d 12h /or1k/tags/stable_0_1_0/
149 Fixed bug where disassemble command caused a segmentation fault chris 8415d 14h /or1k/tags/stable_0_1_0/
148 Replace single stepping patch that got overwritten chris 8415d 15h /or1k/tags/stable_0_1_0/
147 Initial checkin of instructions chris 8416d 06h /or1k/tags/stable_0_1_0/
146 Mofications to work with or1ksim JTAG based simulation chris 8416d 06h /or1k/tags/stable_0_1_0/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.