OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] - Rev 276

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
276 Moved to different folder. simons 8307d 16h /or1k/tags/stable_0_1_0/
275 This are temporary files. simons 8307d 16h /or1k/tags/stable_0_1_0/
274 *** empty log message *** simons 8307d 16h /or1k/tags/stable_0_1_0/
273 This are temporary files. simons 8307d 16h /or1k/tags/stable_0_1_0/
272 Moved to separate folder. simons 8307d 17h /or1k/tags/stable_0_1_0/
271 Added missing endif lampret 8307d 20h /or1k/tags/stable_0_1_0/
270 some speedups, when debug module is disabled markom 8308d 03h /or1k/tags/stable_0_1_0/
269 added labels; corrected false if clause, preventing to fill iqueue markom 8308d 03h /or1k/tags/stable_0_1_0/
268 First import. lampret 8308d 15h /or1k/tags/stable_0_1_0/
267 First import. lampret 8308d 15h /or1k/tags/stable_0_1_0/
266 First import. lampret 8308d 15h /or1k/tags/stable_0_1_0/
265 Modified virtual silicon instantiations. lampret 8310d 15h /or1k/tags/stable_0_1_0/
264 updated cpu config section; added sim config section markom 8310d 20h /or1k/tags/stable_0_1_0/
263 configure for cpu; modified command line options markom 8310d 21h /or1k/tags/stable_0_1_0/
262 small bug in build_automata fixed; configure for memory markom 8310d 22h /or1k/tags/stable_0_1_0/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8311d 00h /or1k/tags/stable_0_1_0/
260 Replaced some 8-bit memory access with 32-bit erez 8312d 14h /or1k/tags/stable_0_1_0/
259 Removed tick/Makefile, which is generated anyway erez 8312d 17h /or1k/tags/stable_0_1_0/
258 Added Ethernet test; renamed dma to dmatest; commented out missing pic.c erez 8312d 17h /or1k/tags/stable_0_1_0/
257 Added initial Ethernet simulation (only TX as yet) erez 8312d 17h /or1k/tags/stable_0_1_0/
256 fixed masked_increase() in dma.c erez 8312d 17h /or1k/tags/stable_0_1_0/
255 mtspr() now correctly sets value to register erez 8312d 20h /or1k/tags/stable_0_1_0/
254 Made error report more verbose erez 8312d 20h /or1k/tags/stable_0_1_0/
253 Made macros slightly more robust erez 8312d 21h /or1k/tags/stable_0_1_0/
252 Fixed typo erez 8312d 21h /or1k/tags/stable_0_1_0/
251 "Granularity" bugfix erez 8312d 21h /or1k/tags/stable_0_1_0/
247 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8315d 06h /or1k/tags/stable_0_1_0/
245 Initial revision cvs 8315d 06h /or1k/tags/stable_0_1_0/
244 removed some ugly absolete code from parse.c markom 8318d 01h /or1k/tags/stable_0_1_0/
243 sample config script added markom 8318d 02h /or1k/tags/stable_0_1_0/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.