OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] - Rev 615

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8302d 21h /or1k/tags/stable_0_1_0/
614 Changed to support new debug if. simons 8303d 04h /or1k/tags/stable_0_1_0/
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8304d 01h /or1k/tags/stable_0_1_0/
612 Tick timer period extended to meet real timing. simons 8304d 03h /or1k/tags/stable_0_1_0/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8305d 04h /or1k/tags/stable_0_1_0/
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8305d 04h /or1k/tags/stable_0_1_0/
609 Added wb_err_o to flash and sram i/f for testing the buserr exception. lampret 8305d 04h /or1k/tags/stable_0_1_0/
608 Range exception removed from test. simons 8306d 00h /or1k/tags/stable_0_1_0/
607 single step steps just one instruction ^c bug fixed markom 8306d 00h /or1k/tags/stable_0_1_0/
606 raw register range bug fixed; acv_uart test passes markom 8307d 00h /or1k/tags/stable_0_1_0/
605 simulator prints out a message, when gdb is not attached and stall occurs; OV flag fixed markom 8307d 00h /or1k/tags/stable_0_1_0/
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8307d 01h /or1k/tags/stable_0_1_0/
603 fixed bfd markom 8307d 03h /or1k/tags/stable_0_1_0/
602 Renamed targets. Switched off debug. lampret 8308d 01h /or1k/tags/stable_0_1_0/
601 or1k has anly one external interrupt exception. Tick timer exception added. simons 8308d 13h /or1k/tags/stable_0_1_0/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8308d 13h /or1k/tags/stable_0_1_0/
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8308d 13h /or1k/tags/stable_0_1_0/
598 Fixed SR[EXR] (this is now actually SR[TEE]) lampret 8308d 22h /or1k/tags/stable_0_1_0/
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8308d 22h /or1k/tags/stable_0_1_0/
596 SR[TEE] should be zero after reset. lampret 8309d 03h /or1k/tags/stable_0_1_0/
595 Fixed 'the NPC single-step fix'. lampret 8309d 22h /or1k/tags/stable_0_1_0/
594 removed temporary printf, which stayed in by accident markom 8309d 23h /or1k/tags/stable_0_1_0/
593 ctrl-c handling fixed markom 8309d 23h /or1k/tags/stable_0_1_0/
592 Added int_test. lampret 8310d 04h /or1k/tags/stable_0_1_0/
591 Added support for reading XILINX_RAM32X1D register file. lampret 8310d 04h /or1k/tags/stable_0_1_0/
590 Added test case for testing NPC read bug when doing single-step. lampret 8310d 04h /or1k/tags/stable_0_1_0/
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8310d 04h /or1k/tags/stable_0_1_0/
588 New test added. simons 8310d 19h /or1k/tags/stable_0_1_0/
587 gdb messages disabled markom 8310d 21h /or1k/tags/stable_0_1_0/
586 ROM version is default. simons 8310d 22h /or1k/tags/stable_0_1_0/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.