OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] [or1ksim/] - Rev 128

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
128 Added code to check debug unit after an exception chris 8485d 16h /or1k/tags/stable_0_1_0/or1ksim/
127 Added GDB debugging protocol. chris 8485d 16h /or1k/tags/stable_0_1_0/or1ksim/
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files		 markom 8491d 14h /or1k/tags/stable_0_1_0/or1ksim/
110 bug fix. markom 8512d 16h /or1k/tags/stable_0_1_0/or1ksim/
103 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8516d 22h /or1k/tags/stable_0_1_0/or1ksim/
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8516d 22h /or1k/tags/stable_0_1_0/or1ksim/
100 Updated tick facility. lampret 8531d 23h /or1k/tags/stable_0_1_0/or1ksim/
99 *** empty log message *** lampret 8531d 23h /or1k/tags/stable_0_1_0/or1ksim/
98 Return value register is now r9. lampret 8531d 23h /or1k/tags/stable_0_1_0/or1ksim/
97 Description of all test cases (at least working one). lampret 8531d 23h /or1k/tags/stable_0_1_0/or1ksim/
94 Update. lampret 8562d 02h /or1k/tags/stable_0_1_0/or1ksim/
93 Adding uos. lampret 8562d 02h /or1k/tags/stable_0_1_0/or1ksim/
92 Tick timer. lampret 8562d 05h /or1k/tags/stable_0_1_0/or1ksim/
91 Tick timer facility. lampret 8562d 05h /or1k/tags/stable_0_1_0/or1ksim/
90 Added tick timer. lampret 8562d 07h /or1k/tags/stable_0_1_0/or1ksim/
86 Added dh command. lampret 8563d 14h /or1k/tags/stable_0_1_0/or1ksim/
85 Added dumphex. lampret 8563d 14h /or1k/tags/stable_0_1_0/or1ksim/
84 Update. lampret 8563d 14h /or1k/tags/stable_0_1_0/or1ksim/
83 Updates. lampret 8563d 14h /or1k/tags/stable_0_1_0/or1ksim/
82 Changed pctemp to pcnext. lampret 8563d 14h /or1k/tags/stable_0_1_0/or1ksim/
79 Data and instruction cache simulation added. lampret 8593d 06h /or1k/tags/stable_0_1_0/or1ksim/
78 (i/d)tlb_status lampret 8716d 20h /or1k/tags/stable_0_1_0/or1ksim/
77 Regular update. lampret 8716d 20h /or1k/tags/stable_0_1_0/or1ksim/
76 regular update lampret 8716d 20h /or1k/tags/stable_0_1_0/or1ksim/
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8716d 20h /or1k/tags/stable_0_1_0/or1ksim/
74 Same as DMMU. lampret 8723d 19h /or1k/tags/stable_0_1_0/or1ksim/
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8723d 19h /or1k/tags/stable_0_1_0/or1ksim/
72 Added 'how to build GNU tools' lampret 8728d 20h /or1k/tags/stable_0_1_0/or1ksim/
69 Sim debug. lampret 8735d 20h /or1k/tags/stable_0_1_0/or1ksim/
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8735d 20h /or1k/tags/stable_0_1_0/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.