OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] [or1ksim/] - Rev 214

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
214 Removed redundant "long long" checks erez 8302d 23h /or1k/tags/stable_0_1_0/or1ksim/
213 Added test5 for DMA erez 8303d 00h /or1k/tags/stable_0_1_0/or1ksim/
212 Added DMA erez 8303d 00h /or1k/tags/stable_0_1_0/or1ksim/
211 Added check for "long long" erez 8303d 00h /or1k/tags/stable_0_1_0/or1ksim/
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.		 chris 8310d 02h /or1k/tags/stable_0_1_0/or1ksim/
204 Added function prototypes to stop gcc from complaining erez 8316d 21h /or1k/tags/stable_0_1_0/or1ksim/
202 changed configure.in and acconfig.h to check for long long
reran autoheader & autoconf		 erez 8323d 18h /or1k/tags/stable_0_1_0/or1ksim/
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8323d 18h /or1k/tags/stable_0_1_0/or1ksim/
198 Moved from testbench.old simons 8329d 14h /or1k/tags/stable_0_1_0/or1ksim/
197 This is not used any more. simons 8329d 14h /or1k/tags/stable_0_1_0/or1ksim/
196 Configuration SPRs added. simons 8329d 14h /or1k/tags/stable_0_1_0/or1ksim/
195 New test added. simons 8329d 14h /or1k/tags/stable_0_1_0/or1ksim/
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8329d 22h /or1k/tags/stable_0_1_0/or1ksim/
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8330d 07h /or1k/tags/stable_0_1_0/or1ksim/
191 Added UART jitter var to sim config chris 8331d 04h /or1k/tags/stable_0_1_0/or1ksim/
190 Added jitter initialization chris 8331d 04h /or1k/tags/stable_0_1_0/or1ksim/
189 fixed mode handling for tick facility chris 8331d 04h /or1k/tags/stable_0_1_0/or1ksim/
188 fixed PIC interrupt controller chris 8331d 04h /or1k/tags/stable_0_1_0/or1ksim/
187 minor change to clear pending exception chris 8331d 04h /or1k/tags/stable_0_1_0/or1ksim/
186 major change to UART structure chris 8331d 04h /or1k/tags/stable_0_1_0/or1ksim/
185 major change to UART code chris 8331d 04h /or1k/tags/stable_0_1_0/or1ksim/
184 modified decode for trace debugging chris 8331d 04h /or1k/tags/stable_0_1_0/or1ksim/
183 changed special case for PICSR chris 8331d 04h /or1k/tags/stable_0_1_0/or1ksim/
182 updated exception handling procedures chris 8331d 04h /or1k/tags/stable_0_1_0/or1ksim/
181 Added trace/stall commands chris 8331d 04h /or1k/tags/stable_0_1_0/or1ksim/
175 Added new configure option --enable-impl=[default,mp3,bender],
which defines IMPL_impl.
It selects implementation specific environment. One should
#ifdef the code that is different than default.		 markom 8351d 22h /or1k/tags/stable_0_1_0/or1ksim/
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100		 markom 8352d 00h /or1k/tags/stable_0_1_0/or1ksim/
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)		 markom 8354d 04h /or1k/tags/stable_0_1_0/or1ksim/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8359d 20h /or1k/tags/stable_0_1_0/or1ksim/
154 Updated for new runtime environment chris 8402d 03h /or1k/tags/stable_0_1_0/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.