OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] [or1ksim/] [cpu/] [or32/] - Rev 1780

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5628d 01h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1357 This commit was manufactured by cvs2svn to create tag 'stable_0_1_0'. 7116d 13h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7116d 13h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1352 Optimise execution history tracking nogj 7118d 06h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7118d 06h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1346 Remove the global op structure nogj 7131d 09h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1345 Fix out-of-tree builds nogj 7131d 10h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7131d 10h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1343 * Fix warnings in insnset.c and execute.c nogj 7131d 10h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7131d 10h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7131d 10h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1338 l.ff1 instruction added andreje 7147d 08h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7233d 01h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7235d 01h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1309 removed includes phoenix 7320d 03h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1308 Gyorgy Jeney: extensive cleanup phoenix 7323d 01h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1303 compile fix regarding lf.itof.s, lf.itof.d phoenix 7340d 12h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7345d 01h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1290 added more operands phoenix 7384d 01h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1286 Changed desciption of the l.cust5 insns lampret 7394d 04h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1285 Changed desciption of the l.cust5 insns lampret 7394d 04h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1249 Downgrading back to automake-1.4 lampret 7488d 01h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1244 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7490d 09h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7574d 20h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1178 avoid another immu exception that should not happen phoenix 7695d 22h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1177 more informative output phoenix 7697d 04h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1174 fix for immu exceptions that never should have happened phoenix 7699d 00h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1170 Added support for l.addc instruction. csanchez 7707d 04h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1169 Added support for l.addc instruction. csanchez 7707d 04h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/
1117 Ignore generated files for CVS purposes sfurman 7831d 01h /or1k/tags/stable_0_1_0/or1ksim/cpu/or32/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.